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Abstract
Interconnects on silicon chips are fabricated on the top surface with an ever-increasing num-
ber of metal layers necessary to just meet performance needs. While devices have scaled
according to Moore's law, interconnects have lagged. As metal line widths shrink and line
lengths increase, parasitic resistance, capacitance, and inductance degrade circuit perfor-
mance by increasing delays, loading, and power consumption. Separately, silicon has been
supplanting GaAs in low-end, consumer RF applications. Improving the high-frequency
performance of silicon by reducing ground inductance will project silicon technology into
high-end RF and mm-wave applications. Furthermore, silicon-based systems allow for inte-
gration with digital blocks for system-on-chip (SoC). However, this introduces digital noise
into the substrate, which interferes with the operation of RF/analog circuits.
To address these challenges, we have developed a low-impedance, high-aspect ratio,
through-substrate interconnect technology in silicon. Through-substrate vias exploit the
third dimension by connecting the front to the backside of a chip so that power, ground,
and global signals can be routed on the backside. Substrate vias can also be used to connect
chip stacks in system-in-package designs. They also provide a low-inductance ground for
RFICs and enable a novel way to reduce substrate noise for SoC.
The fabrication process features backside patterning for routing of different signals on
the back of the chip. Fabricated through-substrate vias were fully characterized using S pa-
rameters measured up to 50 GHz. The via resistance, inductance, and sidewall capacitance
were extracted from these measurements. We report record-low inductance for high-aspect
ratio vias, via resistance less than 1 R, and sidewall capacitance that approaches theory.
We have also examined the application of substrate vias arranged as a Faraday cage to
reduce substrate noise for SoC. The Faraday cage is exceptional in suppressing substrate
crosstalk, especially at high frequencies: 32 dB better than the reference at 10 GHz, and
26 dB at 50 GHz, at a distance of 100 jim. To better understand its performance, we
developed a lumped-element, equivalent circuit model. Simulations show that the circuit
model accurately represents the noise isolation characteristics of the Faraday cage. Finally,
Faraday cage design guidelines for optimum noise isolation are outlined.
Thesis Supervisor: Jesds A. del Alamo
Title: Professor of Electrical Engineering
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Chapter 1
Introduction
1.1 Motivation
The invention of the integrated circuit (IC) in 1959 by Jack Kilby and Robert Noyce
brought together discrete transistors, resistors, and capacitors onto one chip, and
more importantly ushered in the digital age of computing. Before the IC, as circuits
using discrete components became more complex, the wire connections between them
multiplied and grew to become the obstacle to better performance and reliability and
to lower power consumption and cost. The integration of once separate components
onto a monolithic piece of semiconductor significantly reduced circuit size and elimi-
nated the need for parasitic, off-chip wire connections by using on-chip interconnects.
Integration and scaling have been the fundamental goals of the semiconductor
industry to reduce cost and boost performance. As devices have scaled according
to Moore's law, interconnects have lagged. While circuit performance improves as
devices scale, interconnect scaling results in longer latency and higher power con-
sumption. Interconnects have quickly become the bottleneck in circuit performance,
and managing the need for ever-higher transmission speeds with further scaling is
the primary concern for interconnects. Currently, interconnects are laid out on the
surface of the chip in an increasing number of metal levels (11 layers at present [9])
and just barely meet performance needs. In addition, continuing integration of circuit
functionality onto one chip has been stimulated by the wireless industry for better
portability and lower power consumption. This has increased the complexity of not
only circuit design but also the demands on interconnects.
One way to meet these challenges is to explore the third dimension of the chip
by employing through-substrate vias. Substrate vias provide a way to connect the
frontside of the chip to the backside so that the backside can be utilized for power,
ground, and global wiring. A further exploration of 3-D is to stack chips in the same
package. Through-substrate vias can provide the interconnect between stacked chips
for 3-D integration that also eliminates the need for parasitic bond wires.
The generic nature of through-substrate interconnects lends itself to a wide range
of applications. The next sections will give background on several applications and
describe the motivation to use through-substrate vias.
1.1.1 RF Systems
In millimeter-wave (mm-wave) and radio-frequency (RF) applications, high-frequency
performance of silicon technology has been approaching that of III-V semiconductor
devices. Fig. 1-1 shows the RF application space over power and frequency, and
Fig. 1-2 shows the accompanying device technology for those applications [1]. Cur-
rently, silicon-based technologies dominate the low-frequency application space, and
III-Vs are used for high-frequency applications. Silicon RF devices have targeted the
consumer market with carrier frequencies below 10 GHz [10], and have been replacing
GaAs in these low-end, high-volume RF applications because of its lower manufac-
turing costs and its integration capabilities [10-12]. Furthermore, silicon technology
with the help of SiGe has surpassed GaAs FETs, and already holds promise for mm-
wave applications as high as 77 GHz [10, 11]. At millimeter-wave frequencies (30-300
GHz), applications include automotive radar for collision avoidance operating at 76-
77 GHz [13, 14] and IEEE standard 802.16 wirelessMANTM operating from 10-66
GHz [15].
As silicon RFICs strive for high-performance, high-frequency operation, it be-
comes increasingly important to reduce all extrinsic parasitics. Of particular concern
are the source ground impedance of MOSFETs and the emitter ground impedance of
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Figure 1-1: RF applications cover a broad range of frequencies and power [1].
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BJTs, which greatly affect the gain, efficiency, and noise characteristics of RF ampli-
fiers [16-19]. The effect of source inductance on gain can be seen from the equation
for maximum available gain (MAG) of a FET [19]:
MAG = 21(1.1)fMAG =( 4gd(Ri + R, + <rfTL,) + 4efTrCdg(R' + R, + 27CfTL,)
where fT is the cutoff frequency, f is the operating frequency, gd is the drain conduc-
tance, Ri is the channel resistance between source and gate, R. is the source series
resistance, L, is the common source lead inductance, and Cdg is the Miller feedback
capacitance. Equation 1.1 shows that L, must be minimized along with the input
resistance, Ri, and R, between the source and gate to increase gain [19]. Substrate
vias are widely used in GaAs and InP microwave and mm-wave ICs to provide low-
impedance ground connections [16-18,20]. Therefore, substrate vias in silicon would
be a natural extension from III-Vs for silicon RFICs.
Integration of digital, analog, and RF systems on one chip, "System-on-Chip"
(SoC), or in one package, "System-in-Package" (SiP), is believed to be the ultimate
goal for RF systems to reduce system cost and increase performance and packing
density [11, 21]. Ericcson have already integrated a 0.18 Cpm Bluetooth radio (2.4
GHz) with digital baseband processing on a single chip [22]. However, integrating
RF/analog and digital systems on one chip gives rise to the problem of substrate
crosstalk that interferes with the operation of RF/analog circuits [10, 23].
As the current market for low-end RF applications indicates, silicon technology can
quickly overtake and capture the market from III-V products because of its mature
commercial development. As silicon technology reaches ever higher frequencies, the
future of silicon in the mm-wave regime looks promising. However, several critical
challenges remain for silicon technology [10]:
* Low-loss interconnects (especially ground, power, and global signals)
* Substrate crosstalk isolation between systems
* Cost-effective, low-loss packaging
metal pad liner
substrate via
Figure 1-3: Illustration of a cross-section of a through-substrate via.
These issues can be addressed by introducing a through-substrate interconnect tech-
nology that minimizes parasitic resistance and inductance. This interconnect is a
high-aspect ratio, conductive via with an insulating liner that connects the frontside
to the backside of a chip (Figure 1-3). Using this via technology, low-parasitic in-
terconnects for power, ground, and signals can connect directly to devices from the
backside through the substrate, reducing bond wires and long metal lines on the sur-
face (Fig. 1-4a). When integrated on a single chip, substrate noise from digital and
analog circuits degrade performance of RF systems. A Faraday cage can also be con-
structed using substrate vias to isolate systems from substrate crosstalk (Fig. 1-4b).
1.1.2 3-D Interconnects for Power, Ground, and Signal Dis-
tribution in ICs
Interconnects on a silicon chip are traditionally fabricated on the top surface of the
substrate. As metal line widths decrease and line lengths increase, parasitic resis-
tance, capacitance, and inductance degrade circuit performance by increasing delays,
(a) (b) (c) (d) (e)
Figure 1-4: Various applications of through-substrate interconnects in silicon: (a)
backside interconnect for power, ground, and signals, (b) Faraday cage for substrate
noise isolation in SoC, (c) integrated capacitors, (d) backside contact for MEMS, (e)
backside package mount for SiP.
Figure 1-5: Current chip stack technology uses wire bonds to connect chips to each
other and to the package. Using through-substrate interconnects in chip stacks would
eliminate parasitic bond wires and reduce package size.
loading, and power consumption [24]. A through-substrate interconnect would re-
duce parasitics by decreasing line length. This would also increase packing density
and provide an interconnect for 3-D integration (Fig. 1-4a), specifically for multi-layer
silicon die and chip stacks without parasitic wire bonds (Fig. 1-5), and ultimately ex-
tend to wafer-level packaging (Fig. 1-4e) [21,24-26]. These examples of SiP can offer
the integration of passives, memory, micro-electromechanical systems (MEMS), RF
subsystems, and digital blocks, perfect for wireless applications [21].
1.1.3 Integrated Capacitors
RF circuits typically require passives (capacitors and inductors), which were tradi-
tionally discrete components on the board level. Moving discrete passives on-chip
reduces parasitic impedances. Standard on-chip capacitors are metal-insulator-metal
(MIM) capacitors using silicon dioxide or silicon nitride with capacitance densities
of 0.1 yF/cm2 . Previously, MIM capacitors using sputtered plasma-enhanced chem-
ical vapor deposited (PECVD) silicon nitride achieved capacitance densities of 2.7
/iF/cm2 [27]. Using high-K dielectrics such as A120 3, Ta20 5 and HfO2 can further
increase the capacitance density [9]. However, using the third dimension of the chip
can give even higher capacitances per footprint area. Because we use an insulating
liner for our through-substrate vias, we can employ them as integrated capacitors.
1.1.4 MEMS Backside Interconnect
When designing MEMS, there is often a need to contact the backside of the structure
without disturbing the frontside components (Fig. 1-4d). This also would prevent
the contact from being exposed to a particularly sensitive or harsh environment of
the actual MEMS components, such as in a high-stress or liquid environment [28,29].
This would also eliminate the need for fragile bond wires [30]. Another important
advantage of a backside contact would be to ease packaging constraints and to fa-
cilitate wafer-level packaging [28, 31-34]. MEMS packages typically exceed the cost
of the device itself and impose severe design constraints [32]. Introducing backside,
through-substrate interconnects would reduce packaging size and cost. Additionally,
since MEMS are typically constructed using several bonded wafers, through-substrate
vias could connect between different layers of a MEMS device. Using substrate vias
as an interlevel interconnect has been proposed for a MEMS tunable capacitor [35].
The requirements for a backside contact for MEMS is not as stringent due to the
large size of MEMS structures. Via diameters as large as 200 tm have been reported
for use in MEMS accelerometers [33]. But via diameters on the order of 30-50 im
are also common [36,37]. Furthermore, through-substrate vias of 100 9 resistance
Figure 1-6: KOH-etched, gold-plated through-hole contact in silicon, 1-mm wide,
675-pm deep [2].
and 1 pF capacitance were considered satisfactory for MEMS applications such as
piezo-resistive cantilever arrays, ultrasound transducer arrays, and proximity sensor
arrays [36]. Therefore, the conducting material inside the via did not have to be
metallic for those applications. Also, the backside footprint area was not as big a
concern. Stepped contact holes with a large footprint of approximately 100 /pm on
the backside and less than 1 pm on the frontside have been implemented [38]. Because
of the loose constraints for MEMS devices, a simple through-substrate interconnect
developed for ICs could easily be tailored for MEMS devices.
1.2 Overview of Through-Wafer Via Technologies
in Silicon
Substrate vias in silicon were initially demonstrated using potassium hydroxide (KOH)
(Figure 1-6) [2,39-41]. KOH etching produces a characteristic slanted sidewall (54.70)
due its selectivity to etch the <100> plane in silicon [42]. Therefore, this approach
demanded substantial backside processing that resulted in poor aspect ratio vias with
a large footprint at the wafer surface.
To obtain a high-aspect ratio via with near vertical sidewalls, researchers have used
an anisotropic, deep reactive-ion etch (DRIE) with an inductively-coupled plasma,
initially developed for MEMS fabrication [43]. Using DRIE, aspect ratios as high
as 50 have been reached, but the challenge is to line or fill the vias with metal.
Previously, researchers have etched vias of aspect ratios of 2.5 [44], 12 [32], and
17.5 [45]. However, these through-wafer vias had only a thin coating of metal on
the inside surface of the via. Completely filling vias with a conducting material has
become the objective of recent research for reduced via impedance. A DRIE via used
as a metal-insulator-semiconductor (MIS) capacitor with an aspect ratio of 20 was
lined with SiO 2 and phosphorus-doped poly-silicon as one electrode of the capacitor,
then lined with low-temperature oxide (LTO) for the dielectric, and finally filled
with undoped poly-silicon as the second electrode [46]. While this via is completely
filled, the :resistance of one via was 40 Q [46]. Other researchers have used highly-
doped polysilicon to fill vias, and have had resistance measurements ranging from
10 Q to as high as 350 Q [36,38,47]. Filling vias with a low-resistivity material has
given better results [37,48-51]. Using copper-filled vias, resistances less than 1 Q are
possible [37, 50]. Very few papers report measured inductance of through-wafer vias,
though [37] has measured very high inductances of 255 pH for copper-filled vias with
aspect ratio of 6. Record-low inductance of 42 pH for vias of aspect ratio 4, lined
with copper and filled with conductive paste, has been reported by [51].
Besides DRIE, other methods for creating high-aspect ratio, through-via holes
with near-vertical sidewalls include laser micro-drilling [52-55] and photo-chemical
etching of silicon [52, 56, 57]. With photo-chemical etching, aspect ratios of over 100
can be achieved. However, due to the nature of the etch, only one via size in large pore
arrays can be etched. This is ideal for decoupling capacitors [56] but not necessarily
as an interconnect. Laser drilling can reach aspect ratios up to 30 [55], and has even
become profitable enough to support commercial companies that specialize in drilling
vias (XSil Ltd. and ALLVIA, Inc.). However, the surface roughness is greater, and
it is less mechanically stable than DRIE vias [58]. Pattern transfer was also slightly
better with DRIE [58]. Additionally, laser drilling is a serial process so its throughput
is dependent on the number of vias etched [55,58].
Though there are many variations of fabricating through-substrate vias, we chose
to use DRIE to etch our through-substrate vias and to use electroplated copper to fill
them. The DRIE tool is well-characterized at MIT, and I have built and maintained
the copper electroplating system at MIT. We also introduce an insulating silicon
nitride liner as a barrier to diffusion of copper ions from the via core to the substrate.
More importantly, the dielectric liner provides electrical insulation between the silicon
substrate and copper via core. Also, by using clever backside processing, power,
ground, and signals can be routed through the backside of the same chip.
1.3 Thesis Goals and Outline
The goal of this Ph.D. was to further the development and characterization of through-
substrate vias that were first introduced in my S.M. thesis. The S.M. thesis was
a proof-of-concept study and was the first to develop metal-filled, insulator-lined,
through-substrate vias in silicon. With this Ph.D. thesis, we have improved upon the
via fabrication process to allow for backside routing of power, ground, and signals
on the same chip, unlike the S.M. thesis process which could only support ground
vias. The ability to route different signals through the backside of one chip expands
the applications for through-substrate vias to RFICs, MEMS, and capacitors, and
ultimately to the integration of all these in an SoC or SiP RF system, with digital
baseband, RF/analog circuits, and RF MEMS/passives.
This thesis is organized as follows. The first objective of this thesis was to develop
an improved through-substrate via process for backside routing of power, ground,
and signals. New test structures were designed to fully characterize the through-
substrate vias, which required additional processing steps in the fabrication process.
The complete fabrication process development will be discussed in Chapter 2.
After fabricating the through-substrate vias, they needed to be fully character-
ized through high-frequency measurements of inductance, resistance, and sidewall
capacitance. The measurement setup and the results will be discussed in Chapter 3.
Once the vias were characterized, an important application for through-substrate
vias was examined in Chapter 4. The substrate vias were arranged in a Faraday cage
structure to evaluate its performance in suppressing substrate noise. The Faraday
cages were fabricated and measured, and an equivalent circuit model of the Faraday
cage was simulated and analyzed.
Finally., the conclusions from this thesis research are summarized in Chapter 5.
Also, suggestions for the continuation of this work are recommended.

Chapter 2
Fabrication Technology
Fabrication of through-substrate vias required development and thorough character-
ization of new process steps before integrating into one complete process. Improve-
ments over the S.M. thesis work [8] and changes in the via process to accommodate
backside patterning and new test structures include: a deep reactive-ion etch for back-
side thinning, sidewall smoothing, a conformal silicon nitride liner, efficient copper
electroplating, copper chemical-mechanical polishing (CMP), and the introduction of
ohmic contacts to the substrate. A cross-section illustration of the new substrate-via
design is depicted in Fig. 2-1.
All processing steps were developed and fabricated at the Microsystems Technol-
ogy Laboratories (MTL) at MIT. Several different types of wafers were used as start-
ing material for this process. Prime 150-mm, p-type and n-type, double-side polished
wafers and p-type SOI wafers of medium resistivity were processed for impedance
and Faraday cage noise measurements. Low-resistivity, p-type, double-side polished
wafers were needed for capacitance and sidewall leakage measurements.
This chapter will introduce the overall process flow in Section 2.1, discuss in
detail the development and characterization of the new process steps in Section 2.2,
and explain the difficulties when the new steps were integrated into one process in
Section 2.3. Finally, in order to keep through-substrate via fabrication a back-end
process, modifications to the process are suggested in Section 2.4.
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Figure 2-1: Sketch of a cross-section of a through-substrate via.
2.1 Fabrication Process Flow
Through-substrate vias were fabricated on n- and p-type wafers (0.01-10 •.cm) that
were locally thinned to 60-100 pm in backside trenches. The vias in the same DRIE
trench were connected to each other but not to vias in other trenches so that power,
ground, and signals could be routed on backside of the same chip. The process flow
is depicted in Fig. 2-2, and the complete fabrication details and recipes are described
in Appendix A.
The through-substrate via process began with a boron p+ implant using thermal
oxide and resist as a mask. To thin the wafers down to 60-100 pm, trenches were
etched from the backside of the wafer using an anisotropic, deep reactive-ion etch
(DRIE). DRIE etches nearly vertical sidewalls so that the trenches had a much smaller
footprint than when using a KOH etch [2, 8,41]. The through-substrate vias were
(1) Thermal oxide (2) p+ implant,
growth boron
(3) Backside DRIE (4) Oxide and resist
strip
(5) Frontside oxide
and resist mask
(9) Frontside CVD
oxide
(6) Frontside DRIE to
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(10) Silicon nitride
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(7) Thermal oxide
growth
(11) Frontside Ti-Cu
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(12) Cu electroplating
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(13) Backside
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(14) Frontside and
backside Cu CMP
(15) Nitride and oxide (16) Al deposition,
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Figure 2-2: Through-substrate via process flow.
etched from the frontside also by DRIE using resist and deposited oxide as a mask.
This was a through etch, so a handle wafer was needed to prevent etch gases from
passing into the helium-cooled chuck. Because DRIE produces rough sidewalls, a
thermal oxide was grown and then stripped to leave a smooth sidewall surface for the
liner. A conformal silicon nitride liner was deposited to protect the silicon substrate
from copper diffusion from the copper core of the via. Silicon nitride also electrically
insulated the substrate from the via so signals could be routed through the substrate.
Proceeding with metallization, a titanium/copper seed was deposited on the frontside
to facilitate copper electroplating that filled the via. Due to the isotropic deposition
of electroplating, the top of the via closed first and then filled from top to bottom.
Copper was sputtered on the back and fully coated the inside of the DRIE trenches
so that all the vias in one trench are connected to each another. The backside copper
was removed by CMP to isolate each trench from one another while keeping the cop-
per inside the trench intact. The frontside copper was also removed using CMP to
complete the copper damascene process. Contact openings to the substrate were then
etched through the silicon nitride and silicon dioxide films on the surface. Finally,
aluminum was e-beam deposited, annealed, and patterned to form test structures.
2.2 Process Development
Although some processing steps were similar to my S.M. thesis [8], there were many
new steps and improvements on previous work that needed to be characterized before
assembling into one process. These new steps are described in the next sections.
2.2.1 Backside Local Thinning and Patterning
The new through-substrate via process features the capability of backside routing
of power, ground, and signals on the same chip. This required backside patterning
of the wafer. The wafer also needed to be thinned to create substrates on the or-
der of 100 pm. Thinning the wafer only locally in DRIE trenches maintained the
mechanical stability of the wafer so that it could be further processed, since fabrica-
Figure 2-3: Illustration of routing of different signals on the same chip.
Figure 2-4: Picture of backside DRIE trenches on a finished wafer.
tion experiments in MTL using thin wafers of 150-350-[,m thick were unsuccessful.
By taking advantage of local thinning of the wafer and copper CMP, the backside
could be patterned to support multiple signals on the same chip. As seen in Fig. 2-3,
through-substrate vias in the same DRIE trench are electrically connected to each
other but are isolated from those in other trenches. Finished DRIE trenches on the
backside of the wafer are pictured in Fig. 2-4. DRIE will be discussed in the next
section.
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Figure 2-5: Sidewall smoothing of DRIE trenches.
2.2.2 Via Etching and Sidewall Smoothing
The through-substrate vias as well as the backside trenches were etched using Surface
Technology Systems DRIE. DRIE is a well-developed process in MTL and was used
extensively in my S.M. thesis [8]. Developed by Robert Bosch GmbH, DRIE uses a
time-multiplexed, inductively-coupled plasma to etch near-vertical sidewalls in silicon
[59]. The alternating cycles of etch (SF 6) and passivation (C4F8) scallop the sidewalls
near the surface of the wafer, but the scalloping diminishes as the etch proceeds.
However, deeper in the trench/via, pockets etched into the sidewalls roughen the
surface, making it difficult to deposit a conformal liner [59]. This DRIE grass is
caused by holes in the polymer passivation of the sidewalls and by re-deposition of
masking material [59]. A cross-section of trenches displaying DRIE grass is shown
in Fig. 2-5a. In order to smooth the sidewalls and ease conformal lining of the vias,
thermal oxide was grown to consume the sharp silicon grass and then stripped. 0.5
itm of silicon dioxide was grown at 1050'C and stripped in buffered oxide etchant
(BOE). The resulting smoothed sidewall is shown in Fig. 2-5b.
Another consequence of DRIE is that the via opening widens as the etch proceeds
due the slant in the photoresist mask profile and the overetch required to ensure all
vias are opened. This produces a small difference between the nominal diameter on
the mask and the actual physical diameter of the via, and consequently, discrepancies
in the nominal and actual aspect ratio. Actual aspect ratios will be quoted unless
noted otherwise.
2.2.3 Silicon Nitride Liner
As discussed in my S.M. thesis, we chose silicon nitride as the via liner material
because of its barrier properties to copper diffusion and its insulating properties to
isolate electrical signals of the via from the silicon substrate [60-64]. In my S.M.
thesis, we used PECVD to deposit silicon nitride from the front and backside of the
wafer [8]. Although PECVD deposits silicon nitride at a low temperature of 4000C,
favorable for back-end processing, it was not conformal for trenches of aspect ratios
greater than 15 [3,65].
To improve the conformality of the liner, we decided to use LPCVD nitride in this
process, even though the deposition temperature is 7750 C. Deposition experiments
in silicon trenches show that LPCVD nitride perfectly lines the sidewalls all the
way to the bottom. Fig. 2-6 shows PECVD and LPCVD silicon nitride sidewall
thickness normalized to the surface thickness of through-substrate vias plotted against
via aspect ratio. The sidewall thickness was taken halfway down the via at the
thinnest point of the liner. The LPCVD nitride thickness is nearly constant all the
way down the via.
2.2.4 Copper Electroplating
The low resistivity of copper allows for high current densities in interconnects, and
copper has proven to have increased scalability and better electromigration reliability
than Al(Cu) interconnects [66]. Some disadvantages of copper are its poor adhesion
to dielectrics and the need for barrier and/or adhesion layers [66]. Copper also has
the critical advantage of being able to fill high aspect ratio holes by electroplating.
We used a commercial copper sulfate solution from Enthone-OMI that is used
for semiconductor applications and particularly for high-aspect ratio plating. We
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Figure 2-6: Silicon nitride sidewall thickness normalized to surface thickness vs. ac-
tual aspect ratio for PECVD nitride from my S.M. thesis and LPCVD nitride. The
sidewall thickness was taken halfway down the via at the thinnest point of the liner.
used a Dynatronix DuPR 10-1-3 current supply with a maximum average current
of 1 A. We applied a pulse-reverse current, which enhances electro-deposition into
high-aspect ratio structures. The dissolution of copper during the negative pulse
provides a better concentration gradient of cupric ions in the via than a dc pulse, so
that during the subsequent positive pulse, deposition is more uniform and void size
is reduced [67-69]. We used the same copper electroplating equipment as in my S.M.
thesis, and the details of the setup and electrochemistry can be found there [8]. The
basic electroplating procedure remained the same for this new process. However, to
improve the efficiency of electroplating and to resolve issues using 150-mm wafers, we
implemented several changes for this process.
In my S.M. thesis, a Ta-Ti-Cu seed was deposited by e-beam on 100-mm wafers,
and the wafer was placed into the copper electroplating solution with the seed facing
away from the anode. A pulse-reverse current of 11 mA/cm2 average was applied. Due
to the anisotropy of e-beam deposition and the high-aspect ratio of the vias, the seed
did not significantly coat the via sidewalls, and as a result, the seed was perforated.
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During copper electroplating, copper deposited onto the seed at the bottom of the
via increased in thickness isotropically until the opening closed. Once the via bottom
was sealed, the inside of the via filled from bottom to top. This process resulted in
a solid Cu core without seams and voids. A similar process has also been reported
in [67].
The new via process used 150-mm wafers (more than twice the area of 100-mm
wafers), which reduced the applied current density and consequently the rate of de-
position. Because we were limited to a maximum current of 1 A by the power supply
and the area of the wafer was 177 cm 2, the maximum possible current density was 5.8
mA/cm2 . Such a low current density would severely prolong the deposition. To solve
this problem, we decided to split the electroplating into two steps: blanket plating
and jig plating.
After depositing a perforated seed of 250 A of titanium and 2000 A of copper
on the frontside of the wafer, the wafer was placed into the copper electroplating
solution with the seed facing the anode. Since operating at the maximum current
frequently produced overcurrent errors on the power supply, a lower average current
density of 4.6 mA/cm 2 was applied. Details of the pulse-reverse current waveform can
be found in Appendix B. This blanket plating step produced an isotropic deposition
of copper on the seed until the via closed at the top, as depicted in Fig. 2-7a. Due
to the non-uniformity of the deposition, the wafer was rotated 1800 halfway through
the deposition. The cause for the non-uniformity is possibility due to a gradient of
copper ions in the bath such that the deposition is greater deeper in the bath. A
faster stirring speed would enhance mixing but also increases the dissolved oxygen in
the bath. Once all vias had closed, the wafer was removed from the bath.
In the second step, the wafer was placed facedown into a teflon jig so that the
frontside would not be exposed to the copper solution (Fig. 2-7b). Loading the
wafer into the jig is explained in Appendix C. The jig prevented excess copper from
being electroplated onto the frontside so that less copper would have to be removed
during CMP. Also, isolating the frontside seed from the solution significantly reduced
the surface area to be plated so that a higher current density could be applied.
Cu seed-
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Figure 2-7: Copper electroplating steps to reduce deposition time and excess copper
buildup on the seed.
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The exposed area was actually too small because only the small amount of copper
inside the vias was exposed to the solution. So two 22-cm 2 dummy pieces electrically
connected to the cathode (wafer) were also placed into the solution on either side of the
jig (see Appendix C). An average pulse-reverse current of 12.5 mA/cm 2 was applied
until all vias were filled. The wafer was rotated 1800 halfway through the deposition
because of the non-uniformity of the deposition, and then the vias were overfilled.
Also, because the vias were filled from top to bottom into the backside trenches, the
vias could be significantly overfilled without problems in order to ensure that all vias
were filled. Since all vias in each DRIE trench would eventually be connected to each
other, overplated copper vias that grew into each other actually helped the process.
Using the jig, the amount of excess copper plated onto the seed reduced to 10-20 /Lm
from 40 /Lm of the S.M. process (8].
Pictures of the electroplating jig are displayed in Fig. 2-8, and the jig specifications
are described in Appendix C. The jig was composed of two pieces of Teflon, one with a
hole slightly smaller than a 150-mm wafer, and a dummy silicon wafer. The processed
wafer was placed facedown on the dummy wafer so that the frontside was protected
by the dummy wafer. Both were inserted into the jig between the two teflon pieces,
which clamped together using teflon screws. O-rings on the inside of each teflon piece
ensured a tight seal between the wafer and jig. The jig plating procedure is also
detailed in Appendix C.
2.2.5 Copper Chemical-Mechanical Polishing
Chemical-mechanical polishing (CMP) was a critical component to this process. It
was required to complete the copper damascene process and to isolate signals on the
backside. After copper electroplating, excess copper on the frontside needed to be
removed to reveal the through vias. On the backside, the sputtered copper needed
to be removed from the surface but kept intact inside the DRIE trenches. Using
the copper CMP tool in MTL, the frontside copper was polished off first and then
the backside. The CMP tool parameters are listed in Table A.4. Silicon nitride was
used as the etchstop. After CMP, the wafers were polished in water with a polyvinyl
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Figure 2-8: Teflon jig to protect wafer frontside during copper electroplating.
alcohol (PVA) sponge and then soaked in dilute citric acid (9000 ppm) to dislodge
and remove excess slurry particles.
The difficulty in using the CMP was its propensity to break wafers. Starting with
eleven wafers, five whole wafers survived and one partial wafer, which was polished
by hand after it had cracked. None of the SOI wafers survived due to the beveled
wafer edge of the device layer, so the wafer would slip out from the polish head and
break.
CMP revealed some voids present near the top of the vias (Fig. 2-9a). The top
of the via was the most critical point in the copper electroplating because the copper
solution must reach all way down the via to successfully deposit copper. Although
some voiding is apparent, most of the wafer was free from voids (Fig. 2-9b). Dimples
present on some vias are a result of the seed closing the via hole during blanket plating
and are not voids.
2.2.6 Ohmic Contacts
Ohmic contacts to the silicon substrate were needed for the improved test structures
and to measure via sidewall capacitance. Ohmic contacts required a high-dose p+
implant, activation, and an aluminum contact anneal. To avoid sending fragile wafers
etched with deep trenches out for implant, the p+ implant was placed at the beginning
(a) Some voids visible in copper vias. (b) Void-free copper vias.
Figure 2-9: Microscope pictures of copper vias after CMP.
of the process. The activation of the implant was combined with the high-temperature
(1050 0 C) thermal oxidation for sidewall smoothing. Because of the long duration of
the oxidation (70 minutes), the boron implant would diffuse away from the surface
and segregate into the growing silicon dioxide, depleting carriers from the surface [70].
In order to achieve the doping of at least 6x 1019 cm -3 required to create an ohmic
contact, a high-dose implant was required [70]. From SUPREM simulations, a boron
implant of 2x 1016 cm - 2 at 150 keV gave the needed 6x 1019 cm - 3 doping near the
surface for an ohmic contact. Fig. 2-10 plots the SUPREM simulation of the boron
concentration at the silicon surface. Appendix D contains the SUPREM simulation
file.
To complete the ohmic contact, aluminum was e-beam deposited on the heavily-
doped silicon surface. A sintering anneal at 450 0 C in forming gas ensured a good
contact to the silicon by reducing the native oxide at the surface [70]. Using pure
aluminum contacts can produce "spikes" into the silicon substrate because of the high
solubility of silicon into aluminum [70]. However, the test structures that use ohmic
contacts are on p-type substrates so this was not a concern for this process.
We used the transmission line model (TLM) to determine contact resistance [71].
The resistance between two contacts of identical size, spaced at varying intervals like
those in Fig. 2-11 was measured with an HP4155. The contact width, w, was 50 im,
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Figure 2-10: SUPREM simulation of the boron doping concentration at the oxide-
silicon interface and into the silicon substrate. The implant dose was 2x 1016 cm - 2
at 150 keV. An oxidation at 1050'C for 70 minutes activated the dopants. Boron
segregation into the oxide is evident as well as diffusion of boron about 6 pm into the
substrate.
and the length, 1, was also 50 pm. The measured resistance was plotted against pad
separation distance (Fig. 2-12), where the y-intercept gave the pad contact resistance
for both pads, 2Rc, and the slope gave the sheet resistance of the diffusion per unit
width, .Ra For the green line (diamonds) in Fig. 2-12, the y-intercept is 4.8 Q and
the slope is 0.14 Q/pm. This gives a contact resistivity of 0.24 •-mm and a sheet
resistance, RSH, of 7 Q/O for w = 50 Mm.
However, we want the contact resistance characterized by its contact resistivity,
Pc, in 2.-cm 2. First, we must obtain the transfer length defined as [71]:
Re
LT = c [pm] (2.1)
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Figure 2-11: Picture of contacts used to measure metal-semiconductor contact resis-
tance. The contact area is 50 pm x 50 im.
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Figure 2-12: Measured resistance vs. pad separation distance. The y-intercept gives
the contact resistance of two pads.
where w is the width of the contact, RSK is the modified sheet resistance of the
substrate directly under the contact, and Rc is the contact resistance obtained from
Fig. 2-12. The transfer length is the distance from the edge of the contact to where
the current density though the contact interface drops to 1/e of the leading edge [70].
From the transfer length, the specific contact resistivity is given by [71]:
Pc = RSK(LT) 2 [Q• cm2] (2.2)
We have assumed that annealing of the contact did not significantly change the sheet
resistance under the contact so that 1 > LT and so RSK = RSH. Plugging Equa-
tion 2.1 into Equation 2.2 gives:
Pc [= w) 2  cm 2] (2.3)RSH
From the data in Fig. 2-12, Equation 2.3 gave a specific contact resistivity of 2 x 10-
Q.cm 2. This is high for contact resistivity; however, due to non-uniformity in current
flow and current crowding around the contact, Pc is overestimated in experimental
test structures [70]. Also, the actual doping level at the surface is probably lower than
simulations due to out-diffusion of dopants in process steps following the implant. In
spite of the high value of pc, contact resistance was not an issue in our measurements
since the currents were small and the contact areas large.
2.3 Process Integration
Combining the process steps characterized separately into one complete process re-
quired special attention to copper contamination issues and process sequence. The
implant was placed ahead of DRIE to avoid sending out fragile wafers. The thermal
oxide grown to mask the implant was also used as a mask for the backside DRIE.
The backside DRIE is a much longer etch than the frontside, so a thick thermal oxide
was needed as the mask, so the backside had to be etched first. Because the implant
would be activated during the thermal oxide sidewall smoothing step, additional high-
temperature steps after the implant were forbidden. Therefore, the frontside DRIE
mask was deposited oxide instead of growing another thermal oxide. Also, because
the frontside was etched after the backside, it was a through etch, which was bene-
ficial as an indicator to when the etch was done. Deposition of the nitride liner was
the next natural step in order to line the vias and protect the silicon from copper
contamination. Next was copper filling of the vias and CMP. Metallization for the
test structures proved to be the most troublesome part of the process integration
because of unforeseen interactions in chemical processing.
Figure 2-13: Microscope pictures of electroless-plated copper on implanted areas of
silicon after etching in BOE. The multi-colored film on the implant had a metallic
sheen in areas closest to copper vias.
The first problem in metallization arose when etching contact holes to the p+
silicon substrate. This required a silicon nitride plasma etch that stopped on silicon
dioxide and then a wet etch of silicon dioxide using BOE, both using photoresist as
a mask. While the plasma etch was straightforward, the wet etch of oxide presented
complications. While etching the oxide in BOE, a multi-colored film appeared on
the implanted p+ silicon but not on undoped silicon. Fig. 2-13 shows pictures of
this film on the implanted silicon. This film was characterized by a blue-green hue,
and in implanted areas near copper vias, the film had a metallic sheen similar to
copper. To verify if the film was indeed copper and not residual oxide, a test piece
was etched in a copper etchant solution of 1:1:50 HCl:H 20 2:H20. After the copper
etch, the metallic film had disappeared, and the result is shown in Fig. 2-14. The
copper film on the implant was apparently the result of electroless plating of copper
from the vias onto the high-energy implanted silicon, instigated by the BOE wet etch.
The easiest way to avoid this was to use a dry etch. However, a plasma etch for oxide
on copper-contaminated wafers was not available in MTL. The best compromise was
to use HF gas to etch the oxide, which reduced the severity of the electroless copper
plating (Fig. 2-15).
The second issue arose when annealing the aluminum contacts. Initially, the
Figure 2-14: Microscope picture of a test piece with a film on the implant that was
etched in copper etchant. The metallic sheen has been removed by the copper etch.
Figure 2-15: Microscope pictures of the silicon implant after etching oxide using HF
gas.
contact anneal was the last step in the process, after the aluminum deposition and
patterning of test structures. However, because the aluminum also covered the tops
of the copper vias, during the anneal, the copper expanded out from the silicon
surface due to the thermal expansion mismatch of silicon and copper. Because of
this copper extrusion, the aluminum on top of the via detached from the rest of
the aluminum pad and was no longer electrically connected (Fig. 2-16). Fig. 2-17
shows pictures of aluminum on copper vias before and after the anneal. To resolve
this problem, the metallization was split into two steps: a contact mask and the final
metallization mask. The first deposition of aluminum (0.4 pm) contacted the implant.
This was annealed then patterned with the CONTACT mask, which was the inverse
of the NITRIDE etch mask. Fig. 2-18a shows the annealed aluminum contact. In the
second step, a thicker aluminum film (1 Im) was deposited on top of the aluminum
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Figure 2-16: Depiction of copper-via extrusion during contact anneal. Aluminum atop
the via detaches from the surrounding field aluminum destroying electrical contact to
the via.
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(b) Copper vias after anneal. The(a) Copper vias before anneal. aluminum on the vias has detached
from the surrounding aluminum pad.
Figure 2-17: Microscope pictures of aluminum film on top of copper vias before and
after annealing.
contacts and copper vias and patterned to create the test structure pads (Fig. 2-18b).
Since the contacts were already annealed, the aluminum on the copper vias stayed
intact.
A cross-section picture of completed through-substrate vias of aspect ratio 8 is
shown in Fig. 2-19. Fabricated vias had a nominal diameter of 2-30 ,tm, with nominal
aspect ratios as high as 50.
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(a) Annealed aluminum contact on
p+ silicon. (b) Final aluminum metallization.Figure silicon.
Figure 2-18: Microscope pictures of first and second aluminum metallizations.
Figure 2-19: Cross-section of through-substrate vias before CMP. The vias are 13-pm
in diameter and 100-pm in height.
2.4 Manufacturing Modifications
Through-substrate via fabrication is intended to be a back-end process. However,
the two high-temperature steps used in this process, thermal oxidation for sidewall
smoothing and LPCVD silicon nitride, would prevent this. These high-temperature
steps were used for expediency to demonstrate the process. The rough sidewalls
created by DRIE can be reduced or eliminated by adjusting the etch and passivation
process parameters so that the thermal oxidation for sidewall smoothing becomes
unnecessary [34, 72]. Also, the sidewalls could be smoothed by chemical etching
[73]. For the barrier liner, we need a conformal, insulating liner deposited at a low
temperature. Developing a more conformal PECVD silicon nitride is a possibility,
as the PECVD used in my S.M. thesis was not optimized. Another option is to
use PECVD tetraethyl orthosilicate (TEOS), which is deposited at 350'C and is
significantly more conformal than silicon nitride. TEOS is not a barrier to copper
diffusion, so a metal barrier layer of sputtered titanium nitride (TiN) or tantalum
nitride (TAN) would be required [74-76]. Also, silicon oxy-nitride is also an alternative
material that is more conformal than silicon nitride [60-62].
2.5 Summary
The through-substrate via process required extensive development for each new pro-
cess step. Backside thinning and patterning, smoothing of DRIE-etched via sidewalls,
the silicon nitride liner, copper electroplating and CMP, and ohmic contacts all needed
to be characterized before assembling into one process. Careful consideration of pro-
cess order was essential, and unforeseen complications during process integration were
resolved. The next chapters will discuss the via impedance measurements and the
application of these vias for substrate noise isolation.

Chapter 3
Measurement and Characterization
of Through-Substrate Vias
The new through-substrate via process incorporated several new steps to accommo-
date new test structure designs that more accurately measure via impedance. The
through-substrate vias were electrically characterized by measuring scattering (S)
parameters of one-port and two-port test structures and extracting the inductance,
resistance, and sidewall capacitance of a single via. The measured values were com-
pared to theoretical calculations.
3.1 Test Structure Design
We characterized the through-substrate vias using a new two-port, coplanar ground-
signal-ground, RF test structure pictured in Fig. 3-1. The ground lines are punctuated
by many vias to reduce the impedance from the copper backplane to the ground pads.
Ground vias are 10-um in diameter. The copper backplane lines the backside DRIE
trench, which extends to the edge of the aluminum ground pads. The via under test
lies in the center of the signal line. Using a two-port test structure instead of the
one-port structure in my S.M. thesis reduced the parasitic resistance and inductance,
which gave more accurate measurements.
The sidewall capacitance of the via to the substrate was measured using the one-
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(a) Layout drawing and dimensions (b) Microscope picture of the
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Figure 3-1: Two-port, coplanar RF test structure used to measure the impedance of
a single via. Ground vias are 10-upm in diameter. The backside DRIE trench extends
to the outside edge of the aluminum ground pads.
port test structures in Fig. 3-2 on p+ wafers of resistivity 0.03 -.cm or less. The
signal is the top aluminum plate, which is connected to the via array, and ground is
the p+ implant, which is connected to the silicon surrounding the vias. To minimize
the impact of pad capacitance, the test structure consists of arrays of 77 and 431
vias in parallel. Vias in the arrays are 10-tim in diameter. The vias in the array are
connected to one another at the top through the aluminum pad and at the bottom by
a copper backplane that lines the backside DRIE trench. This square trench extends
15 1/m beyond the aluminum pad of the array and is indicated in Fig. 3-2.
The integrity of the liner was evaluated by measuring current leakage across the
silicon nitride liner using the test structure in Fig. 3-3. The left pad is connected
to the top of the copper via(s), which are arranged in arrays of one to four vias in
parallel. The right pad is connected to the silicon surrounding the via(s) through
an ohmic contact to the substrate. The backside DRIE trench is 110 t/m x 50 tm,
indicated in Fig. 3-3. Via diameter was varied from 2-10 tm. Current leakage across
the larger via arrays in Fig. 3-2 were also measured.
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Figure 3-2: One-port, coplanar RF test structure used to measure via sidewall capac-
itance. Vias in the array are 10 /m in diameter and spaced by 10 am. The backside
DRIE trench extends 15 /m beyond the aluminum pad of the via array, indicated in
the layout drawings.
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Figure 3-3: Test structure used to measure current leakage across the silicon nitride
liner. Via diameter was varied from 2-10 ium.
3.2 Measurement Setup
The through-substrate vias were measured on a Cascade Microtech Summit 9600
thermal probe station using 125-,pm pitch, GGB Industries Inc. microwave probes
rated to 40 GHz. The probes were connected to an HP8510C network analyzer
for S parameter measurements up to 50 GHz. The HP8510C was controlled using
WinCal software from Cascade Microtech and calibrated using a calibration standard
substrate from GGB Industries, Inc. Power was set to 10 dBm and 0 dB attenuation.
For the two-port impedance test structure, S21 was measured from 100 MHz to
50 GHz. S21 is defined as the transmission coefficient from port 1 to port 2 when
port 2 is terminated by a 50-QS matched load. For analysis, measured S21 data was
converted to Z21. For the one-port capacitance test structure, S11 was measured up
to 50 GHz and is defined as the reflection coefficient seen at port 1. Measured S11
data was converted to Z11 for analysis. The Z parameter results will be discussed in
the next section.
The leakage current was measured on the same probe station but using dc probes
and an HP4155. The wafer chuck was grounded to the HP4155 in all measurements.
ii1 i2
2
Figure 3-4: Equivalent circuit model of the impedance test structure in Fig. 3-1,
where Z21 = ZL.
3.3 Results and Discussion
From the converted Z parameter data, we were able to extract the inductance, resis-
tance, and sidewall capacitance of a single via. Simple circuit models and theoretical
calculations are used to explain these results.
3.3.1 Via Model
Z21 measurements of the impedance test structure in Fig. 3-1 can be modeled by the
circuit in Fig. 3-4, where Z21 is defined as:
(3.1)Z21 = V2
1 i2=0
which is equivalent to the impedance, ZL, so that,
Z 21 = ZL (3.2)
Looking at the real and imaginary Z21 data in Fig. 3-5, the through-substrate via can
be represented by a simple circuit model of a inductor and resistor in series and is
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Figure 3-5: Z 21 vs. frequency for vias of diameter 3, 6, 10, and 30 Mm. The real part
represents resistance and rises at high frequency due to the skin effect. The imaginary
part increases with a unity slope, indicative of inductance.
defined as [8]:
Z21 v R + jwL, (3.3)
The real part represents resistance, R,, and the imaginary part, wLt, rises linearly
with frequency. From this circuit model, the resistance and inductance of a via can
be extracted from measurements. Fig. 3-5 plots Z21 for different size vias. As via
diameter decreases, both the resistance and inductance increase.
As seen in Fig. 3-5, the real part increases with frequency due to the skin effect.
At higher frequencies, the resistance increases as current crowds to the sidewalls of
the via. Current travels along the copper via sidewall down to the skin depth, which
is defined as [77]:
1
6 = [m] (3.4)
where f is the frequency, p is the permeability, and o is the conductivity. For non-
magnetic materials, the permeability is 47r x 10- 7 H/m, and the conductivity of copper
is 5.80 x 107 S/m. At 1 GHz, the skin depth in copper is 2.1 Mm and decreases to 0.3
v.v I
Mm at 50 GHz. This is thin enough to affect the resistance and inductance in even
the smallest diameter via (2 [tm) and is apparent in the Z 21 measurements.
3.3.2 Inductance
Via inductance and resistance were extracted from S parameter measurements taken
using the impedance test structure shown in Fig. 3-1. Fig. 3-6 plots the extracted
inductance (blue diamonds), which was taken at 10 GHz from three different wafers,
against nominal aspect ratio. Previous work [3] is also plotted in Fig. 3-6 (pink cir-
cles). The new data shows a much lower inductance, attributed to reduced parasitics
of the two-port test structure. To our knowledge, this is the lowest inductance re-
ported for high-aspect ratio, through-substrate vias. Record-low inductance of 150
pH/mm for small-aspect ratio vias of aspect ratio 2.6 and 3.9 has been reported
by [51]. The spread in the data in Fig. 3-6 is due to the variation in substrate thick-
ness (60-100 tm) from the backside DRIE trench etch, which affects the actual aspect
ratio and the calculation of inductance per unit length. For example, for a 10-Mm
diameter via, the aspect ratio for a substrate thickness of 100 pjm would be 10 and
for a substrate thickness of 60 Mm would be 6. An average via height of 80 /m for
the aspect ratio was used for the data in Fig. 3-6.
We now put these results in the context of established via inductance models.
The theoretical self-inductance of a cylindrical wire of non-magnetic material in free
space has been derived by E. B. Rosa as [4]:
L = o h. In h++ r -+ -\h2 + r+ [H] (3.5)
where Ao = 4,- x 10-7 H/m, h is the height, and r is the radius of the cross-section.
Assuming h > r, this can be approximated by [4]:
o0  2h 3)hL =  ln  [H] (3.6)
This approximation breaks down for small aspect ratios, and reaches an error of 10%
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Figure 3-6: Via inductance vs. nominal aspect ratio of a via at 10 GHz. The measured
inductance data (blue diamonds) falls below previous work [3] (pink circles) by using
a two-port test structure.
at an aspect ratio of 2.65, which is the lower limit of our data. At high frequencies
when the skin effect dominates, the self-inductance decreases to [4,5]:
L = h In 2h -1 [H] (3.7)
which is a small change from Equation 3.6. Rearranging Equation 3.7 in terms of
aspect ratio, a = h, we get:
L = O (In 4a - 1) [H/mm] (3.8)
h 2r
where h is in mm. The self-inductance per unit length depends only on the aspect
ratio of the via. This high-frequency equation by Rosa (Equation 3.8) is plotted in
Fig. 3-7 with the measured inductance data, and greatly overestimates inductance
at high-aspect ratios. Goldfarb et al. [6] have empirically modified Equation 3.5 to
match their measurements and numerical simulations of a cylindrical via hole to:
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Figure 3-7: Measured via inductance (blue diamonds) plotted with several theoretical
models by Rosa (Equation 3.8 [4,5]), Goldfarb et al. (Equation 3.10 [6]), and the
author (Equation 3.11).
L = h In h + n ± ) + r -V h2+r] [H] (3.9)
They have eliminated the h/4 term and multiplied the second term by an empirical
factor of 3/2. When rearranged in terms of aspect ratio, Equation 3.9 becomes:
L _ + (2a2) 3 1 - 1 + (2a)2[
h In 2a + 1 + ( 2a)2 + [H/mm] (3.10)h 27r 2 2a
where h is in mm. This is also plotted in Fig. 3-7. Although less than Rosa (Equa-
tion 3.8 [4,5]), Goldfarb et al. [6] still overestimate inductance at high-aspect ratios.
However, their empirical equation was formulated only for aspect ratios up to 5 [6],
while our data reaches aspect ratios of 40. In order to fit our measured inductance
data and data from [51], we generated an empirical inductance model modified from
Rosa (Equation 3.8):
L 0.65 (In 4a - 1)] [H/mm] (3.11)h 21rVVL7- ~I-L /
1A~h
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Figure 3-8: Via resistance vs. nominal aspect ratio of a via at 1 GHz. The measured
data (blue diamonds) has lower resistance than previous work [3] (pink circles) by
using a two-port test structure.
which simply multiplies Equation 3.8 by a factor of 0.65. This model is also plotted
in Fig. 3-7 and matches the inductance data well.
3.3.3 Resistance
Via resistance was extracted directly from the real part of Z21 . The resistance was
taken at 1 GHz to minimize the effects of skin depth, and is plotted in Fig. 3-8 (blue
diamonds) against nominal aspect ratio. An average substrate thickness of 80 pm
was used to calculate aspect ratio. The resistance is approximately 1 Q or less and
decreases with via diameter.
The calculation of theoretical resistance of copper vias is straightforward. The
resistance of a via for dc current is defined as [77]:
hR [Q] (3.12)
aeA
where h is the height of the via, a is the conductivity, and A is the cross-sectional
area of the via. For a 100-pm high via, 10-Mm in diameter (aspect ratio of 10), the
theoretical resistance is 0.02 Q. The theoretical resistance is also plotted in Fig. 3-8
along with data from this work and previous work [3]. The new via measurements
showed a significant drop in resistance compared to previous work [3] with less scatter.
This is partly due to the better two-port test structure. Using the one-port test
structure from my S.M. thesis showed significant sensitivity to where the probes were
placed on the signal line. In addition, the new process had improved metallization
since the vias were filled from top to bottom and had a better frontside CMP process.
The S.M. process had larger process variation due to non-uniform filling of the copper
vias from bottom-up filling [8].
3.3.4 Sidewall Capacitance
The sidewall capacitance of the via to the substrate was measured using the one-port
capacitor test structures in Fig. 3-2 with via arrays of 77 and 431 vias. Fig. 3-9 plots
IZ,1 against frequency for each array size. IZ, l follows a simple model of a capacitor,
resistor, and inductor in series, from which we extracted via sidewall capacitance. The
impedance is defined as:
Zi = Rc + j U (LcC (3.13)
where Rc is the total resistance of the via array, L, is the total inductance of the via
array, and C, is the total capacitance of the via array test structure. The resonant
frequency is:
o 1 (3.14)
which occurs at the minimum Z11 | as seen in Fig. 3-9. At frequencies below the
resonant frequency, Cc dominates so that:
1Z1l - (3.15)
wCc
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Figure 3-9: IZil[ vs. frequency for via arrays of 77 and 431 vias, measured using
the capacitance test structure in Fig. 3-2. This structure can be represented by a
capacitor in series with a resistor and inductor. Simulations of this model are plotted
in the solid line for each via array. Via sidewall capacitance was extracted from this
model.
and so the sidewall capacitance was extracted at these frequencies. To verify this
circuit model, we simulated it with Agilent ADS software using the extracted resistor,
capacitor, and inductor values. The simulations closely match the measured data as
seen in Fig. 3-9. The mismatch at high frequencies is likely due to the skin effect.
The average extracted capacitance is plotted in Fig. 3-10, and the average ex-
tracted inductance is plotted in Fig. 3-11. The inductance of a single via was taken
from Fig. 3-6 for via of aspect ratio 10. The capacitance of a single via was taken
from separate measurements of the impedance test structure, which will be discussed
later. From Fig. 3-10, the extracted capacitance for 77-via and 431-via arrays was 20
pF and 132 pF, respectively. Dividing by the number of vias, capacitance for a single
via comes to 0.27 pF and 0.31 pF, respectively. Separately, if we take the slope of the
capacitance line in Fig. 3-10, we get a capacitance of 0.31 pF for an individual via.
This approaches the theoretical capacitance of 0.33 pF for a 10-pm diameter, 100-/am
high via. The theoretical capacitance was calculated from the following formula:
140
120
0. 100
0)CD
(U
u
a
mECL
M"
U
0 100 200 300 400 500
Number of vias
Figure 3-10: Extracted capacitance from measurements of the test structures in Fig. 3-
2. Vias are 10-ilm in diameter and 100-ym high. Capacitance for one via was taken
from the slope of the capacitance line.
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Figure 3-11: Extracted inductance from measurements of the test structures in Fig. 3-
2. Vias are 10-[m in diameter and 100-j/m high. The inductance increases with
number of vias due to increasing mutual inductance.
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Figure 3-12: |Z21j vs. frequency of a 10-/im diameter via measured using the two-
port impedance test structure in Fig. 3-1 on p+ wafers. |Z211 peaks at the resonant
frequency.
Cth = EOEr (27rrh) [F] (3.16)
tsig
where eo is the permittivity of free space, 8.85 x 10- 14 F/cm, Er is the dielectric
constant of silicon nitride, 7.5, r is the radius of the via cross-section, h is the height
of the via, and tsiN is the thickness of the silicon nitride liner, 7000 A.
Sidewall capacitance data was also obtained from Z 21 measurements from the two-
port impedance test structure in Fig. 3-1 on p+ wafers. JZ21 of a 10-pm diameter
via is plotted in Fig. 3-12. The resonant frequency occurs at the peak in 1Z2 1 and is
defined as:
fo = LC (3.17)
where Li is the via inductance and was extracted from the imaginary part of Z 21
at frequencies below the resonant frequency. Ci is a composite of the via sidewall
capacitance and the parasitic capacitance of the test structure. Ci was calculated
from Equation 3.17 using fo and Li, and is plotted in Fig. 3-13 (blue diamonds).
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Figure 3-13: Extracted capacitance vs. nominal aspect ratio of measurements of the
test structure in Fig. 3-1 on p+ wafers. Measured capacitance, Ci is plotted in blue
diamonds. Theoretical calculations of the via sidewall capacitance, Cvia, and pad
capacitance, Cp, sum to the total capacitance, Ctotal.
This test structure is actually a distributed network of via inductance and resistance,
and via sidewall capacitance and pad capacitance. A simplified network is pictured
in Fig. 3-14, from which we can formulate an equation for the total capacitance:
C2Cotal = + Cp [F] (3.18)
where Cia is the theoretical via sidewall capacitance and C, is the signal pad capac-
itance to the substrate. Cvia was calculated using Equation 3.16 and is plotted in
Fig. 3-13. C, was calculated from the following:
Cp = CT(Apad - Ax) [F] (3.19)
where Apad is the signal pad area, which is 50 ym x 200 pm, Ax is the cross-sectional
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Figure 3-14: Distributed network of the impedance test structure when measuring
capacitance.
area of the via under test, and CT is defined as follows:
1 1 11- =- 1 1(3.20)
CT CSiN Coxide
CSiN 7.5Eo [F/cm 2] (3.21)
tSiN
Coxide = o [F/cm2] (3.22)
toxide
where tsiN is 7000 A and toxide is 2000 A. From these equations, CT = 6.12 x 10- '
F/cm 2, and C, and Ctotal are plotted in Fig. 3-13. Looking at Fig. 3-13, the pad
capacitance overwhelms the sidewall capacitance except at small aspect ratios. Ctotal
falls on the measured Ci data, providing some confirmation that the sidewall capaci-
tance is close to theoretical values. The measured value of Ci at aspect ratio 10 was
used as the single via point in Fig. 3-10.
Nearly perfect scaling of capacitance with the number of vias is seen in Fig. 3-
10. Using vias with a 1:1 pitch for high-density integrated capacitors, the expected
capacitance per footprint area is about 0.1 bF/cm2, which is similar to standard
thin-film capacitors. By increasing the aspect ratio to our processing limit of 50, 0.4
uF/cm 2 can be reached. By decreasing the silicon nitride thickness from 700 to 100
nm, an even greater capacitance of 2.7 pF/cm2 is attainable. A higher capacitance
density will require a dielectric with a higher dielectric constant. This is promising
for via applications such as decoupling capacitors and integrated capacitors.
3.3.5 Mutual Inductance
Through-substrate vias in the large via arrays in the capacitance test structure (Fig. 3-
2) are connected in parallel. If a single via is represented by a circuit model of a
resistor and an inductor in series, both the resistance and inductance should drop
with larger via arrays. However, the total inductance actually increases with more
vias as seen in the inductance data of Fig. 3-11. This is due to mutual inductance.
(The resistance changes little because it is swamped by the test structure parasitic
resistance.) With more vias in parallel, the self-inductance decreases, but the mutual
inductance increases faster, so that the total inductance goes up. This is an important
consideration when using these vias in high-frequency circuits.
3.4 Liner Integrity
We tested the integrity of the LPCVD silicon nitride liner by measuring the current
leakage across the dielectric liner using the test structures in Fig. 3-3 and Fig. 3-2
on p+ wafers. Fig. 3-15 plots the measured current across the liner of four vias in
parallel (Fig. 3-3) against an applied voltage of -1 to 1 V. The leakage was measured
from the copper via to the silicon substrate for via diameters 2 to 10 ym. For the
test structure with four vias in parallel, the current leakage was in the sub-pA range
for all structures on this die and lies within the same current range as the open test
structure. These currents are below the noise floor of the measurement setup. Other
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Figure 3-15: Current leakage vs. applied voltage across four vias in parallel for
different via diameters (2-10 pm), and for 77-via and 431-via arrays. The via diameter
is 10 pm for the via arrays. The leakage for the open test structure is indicated by
the thick black line.
die showed similar results. However, measurements of the larger via arrays in Fig. 3-2
showed that some vias were actually shorted to the substrate. Via arrays that were
not shorted had current leakage less than 1 pA for the 431-via array and sub-pA to
100 nA range for the 77-via array. Fig. 3-15 shows measurements of each size via
array that was not shorted.
It is not entirely clear if the shorts were due to defects in the liner in the via
sidewall or at the top surface. It is likely that during the nitride etch step, the
photoresist was thinner around the edges of the via in the via arrays due to uneven
coating over the vias. The unprotected silicon nitride was etched, revealing the silicon
substrate. Also, the nitride was already thinner at this point due to the CMP.
3.5 Summary
S parameter measurements to characterize the through-substrate vias show that the
copper via can be represented by a simple equivalent circuit of a resistor and inductor
in series, from which via resistance and inductance were extracted. The resistance
was less than 1 Q and decreased with via diameter. The via inductance was the lowest
ever reported for vias of aspect ratio greater than 4. Using via arrays, via sidewall
capacitance was also extracted to be 0.31 pF of a single via with 10-,/m diameter
and 100-ium high. We also tested the integrity of the silicon nitride liner with current
leakage measurements. Fully characterizing the through-substrate vias provides the
basis for vias to be incorporated in circuits and other applications.

Chapter 4
Faraday Cages for Substrate Noise
Isolation
One of the possible applications of high-aspect ratio, through-substrate vias is sub-
system isolation in mixed-signal circuits. Through-substrate vias for substrate noise
isolation was explored in my S.M. thesis as a proof-of-concept study with remark-
able results. In order to better understand their performance, we fabricated Faraday
cages with the new process in various configurations, measured their performance,
and compared the measurements to simulations of a lumped-element circuit model.
4.1 Motivation
Suppression of substrate crosstalk is critical to enable one-chip systems that integrate
noisy logic with sensitive analog and low-noise RF circuits, commonly referred to as
System-on-Chip (SoC). Designers of mixed-signal and RF circuits have raised concern
about the problem of substrate crosstalk between sensitive RF and analog circuits and
noisy digital blocks. Digital blocks inject noise into the common substrate during each
switching transient, and the noise propagates through the substrate to disrupt the
operation of analog and RF circuits because they lack the noise margins of digital
logic. Furthermore, future systems will require densely-packed circuits operating at
high frequency, which will only exacerbate the problem.
Substrate noise isolation requirements for integrating a microprocessor with a low-
noise amplifier (LNA) for various wireless standards were derived in [78]. A Signal-to-
substrate Noise Ratio (SsNR) of at least 20 dB is required to guarantee a bit-error rate
(BER) less than 10- [79]. For Bluetooth, this translates to an isolation requirement
of -22.8 dB at 2.4 GHz and -20.3 dB at 5.2 GHz, which can be mitigated by standard
isolation techniques [78]. For 802.11b, the isolation requirement increases to -28.8
dB at 2.4 GHz and -26.3 dB at 5.2 GHz, and can be achieved through creative design
of standard techniques but at the cost of die area [78]. Cellular/PCS systems are even
more stringent and require at least -75 dB of isolation at 900 MHz and -74 dB at
1.9 GHz [78]. Standard techniques will not be enough to satisfy these requirements
and unorthodox strategies will be needed. Next-generation systems, such as 3G, will
have even stricter requirements and operate at frequencies reaching into the mm-
wave regime (30 GHz and greater). For example, IEEE 802.16 WirelessMANTM will
operate from 10-66 GHz [15] and automotive collision avoidance radar operates at
76-77 GHz [13,14].
These concerns have motivated substantial work on substrate noise isolation tech-
niques, which will be summarized in the next section.
4.2 Review of Substrate Noise Isolation Techniques
Substrate noise can be reduced by blocking or filtering the noise before it interferes
with sensitive devices. While some circuit designers have proposed to actively filter
or cancel noise injected into the substrate using circuits or active guard rings [80-83],
most techniques to reduce substrate noise have concentrated on engineering the actual
substrate.
Traditional approaches to reduce substrate crosstalk include guard rings [22,84-
94], silicon-on-insulator (SOI) substrates [85,95-101], high-resistivity substrates [102-
105], junction-isolated wells [79,85,90,96], and combinations of these. Slightly more
exotic are proton bombardment [106] and deep trenches [107]. These methods are
attractive because they are less invasive and require little modification to existing sil-
icon fabrication technology. The drawback of using SOI or high-resistivity substrates
is they cease to work at high frequencies when the substrate becomes capacitive.
Guard rings are not deep enough to shunt noise that travels deeper in the substrate.
Junction-isolated wells and deep n-wells have shown the best results of these tech-
niques.
However, unconventional techniques have achieved better crosstalk suppression,
such as porous silicon [108,109], metal-filled through-wafer trenches [41, 110] and air
trenches [111], SOI on metal with a Faraday cage [112], and even total substrate
transfer [113]. A comparison between different crosstalk isolation schemes is difficult
due to different reference structures and test structure designs. A key consideration
when evaluating crosstalk isolation schemes is the footprint of the isolation structure.
For example, [22] uses a 300-pm wide p-type wall to shield the Bluetooth radio from
digital blocks, and in [41] and [108], the trench is 60-[m and 100-ym wide, respec-
tively. Also, non-standard fabrication processes can affect device operation, such as
the buried metal ground that lies under the buried oxide of SOI in [112].
While all of these isolation techniques have their advantages and disadvantages,
we have proposed a novel isolation scheme that combines exceptional crosstalk sup-
pression into the mm-wave regime with a small footprint. We have exploited the
high-aspect ratio of through-substrate vias to demonstrate a Faraday cage that sup-
presses substrate crosstalk [3, 8,114]. The Faraday cage consists of a ring of substrate
vias shorted to a copper backplane on the backside of the substrate and grounded
through a ring of metal on the frontside (Fig. 4-1). This Faraday cage isolation struc-
ture can provide the substrate noise suppression needed for next-generation RF and
mm-wave systems.
4.3 Test Structure Design and Measurement
The test structures used to measure substrate noise with and without the Faraday
cage are similar to those in my S.M. thesis [8]. The new test structures are pictured
in Fig. 4-2. The pad dimensions are slightly different and the ground pads are now
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Figure 4-1: Illustration of the Faraday cage isolation structure using through-
substrate vias.
connected to each other through aluminum on the surface. The test structure is a
two-port, RF, coplanar ground-signal-ground configuration. The signal pads are the
transmitter (tx) and receiver (rx), each 50 pm x 100 pm. The tops of the vias of the
Faraday cage are connected to the ground pads, and at the bottom they are connected
to each other through a copper plate lining the backside DRIE trench. This copper
backplane is grounded through the via connections and is isolated from other test
structures and the wafer chuck. The backside DRIE trench dimensions extend to the
edge of the frontside aluminum ground pads.
The Faraday cage has two arrangements: (type I) where a single Faraday cage is
placed between the transmitter and receiver as in Fig. 4-2a, and (type II) where the
transmitter and receiver pads each are surrounded by a Faraday cage as in Fig. 4-2c.
To vary the via density of the Faraday cage, the separation, v, between the vias of the
Faraday cage varies from 10 Mm to 70 1tm. The distance, d, between transmitter and
receiver varies from 50 pm to 400 ym. The reference structure pictured in Fig. 4-2b
has aluminum pads and no Faraday cage, but still has the copper backplane, so that
the structure of the reference is exactly the same as the cage test structure minus the
Faraday cage vias. The test structure pictured in Fig. 4-2d was measured to observe
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type I Faraday cage test structure at
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in diameter and spaced by 10 pm.
150 pr
44 pn
50 pn
44 pn
150 pr
Faraday cage
ni
60 50 100 15 30 15 100 50 60
20 20
(c) Picture and dimensions of the type
II Faraday cage test structure at a 100-
pm separation between transmitter and
receiver. Vias are 10 pm in diameter
and spaced by 30 jim.
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(d) Picture and dimensions of a
test structure with a 20-jm wide
metal line between transmitter and
receiver. d = 50 jm.
Figure 4-2: Two-port, coplanar ground-signal-ground, RF test structure used to mea-
sure the substrate noise. Vias in the Faraday cage are 10 /m in diameter. The back-
side DRIE trench has the same outer dimensions as the aluminum ground pads for
all test structures.
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the effect of the metal line without the Faraday cage on substrate noise suppression.
We measured S21 up to 50 GHz using the same measurement setup as the impedance
measurements described in Section 3.2. The figure-of-merit to evaluate substrate noise
from the transmitter to receiver is S21I in dB. We had to reduce the air crosstalk
between the microwave probes in order to accurately determine the crosstalk suppres-
sion of the Faraday cage. For this, we introduced a grounded metallic screen between
the two probes. To show that the S parameter measurements are above the noise
floor of the system, measurements of the probes in the air with the screen in between
are plotted with the measurements and are marked as "Air".
4.4 Measurement Results and Discussion
4.4.1 Measurements of Previous Work
We have previously demonstrated a Faraday cage noise isolation structure [3, 8, 114,
115], and its measurements are shown in Fig. 4-3 [3]. The transmission distance
(separation between tx and rx) for the reference and Faraday cage was 100-pom. The
vias of the Faraday cage were 10 /pm in diameter and spaced by 10 jm. The substrate
thickness was 77 im and resistivity was p-type, 10-20 -.cm. The Faraday cage
from the S.M. process showed excellent substrate noise suppression compared to the
reference, especially at lower RF frequencies. At 1 GHz, the noise suppression was 43
dB on average. At 10 GHz, the suppression was 30 dB on average. And at 50 GHz,
the suppression was 16 dB on average [3].
4.4.2 Faraday Cage Measurement Results
Measurements on test structures using our new via process are plotted in Fig. 4-4
of a p-type wafer and Fig. 4-5 of an n-type wafer. Both types show similar features
in their measurements, confirming that wafer type is not significant for substrate
noise. These figures plot IS21I of a reference and several Faraday cages of different via
densities at a distance of 100 pm. For the type I Faraday cage (Figs. 4-4a and 4-5),
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Figure 4-3: 1 S21 vs. frequency at a transmission distance of 100 pim from previous
work [3]. The vias of the Faraday cage are 10 pm in diameter and spaced by 10 pm.
The substrate thickness is 77 pm and resistivity is p-type, 10-20 2.-cm.
the cage shows exceptional isolation especially at high frequencies (31 dB at 10 GHz,
average, compared to the reference) and into the mm-wave regime (21 dB at 50 GHz,
average, compared to the reference). At 10 GHz, this is comparable to the isolation
of [3], but at 50 GHz the new Faraday cage performs better by 5 dB on average. This
is likely due to the reduced resistance of the substrate vias using the new process.
Using the type II Faraday cage configuration provides even better noise suppression
because each transmitter pad and receiver pad is surrounded by its own Faraday cage
(Fig. 4-4b). At 10 GHz, the noise suppression is 32 dB better than the reference, and
at 50 GHz, 26 dB better than the reference on average. Although the Faraday cages
still perform well at low frequencies, compared to high frequencies the performance
suffers. At 1 GHz, the type I Faraday cage is 15 dB better than the reference, and the
type II cage is 22 dB better. The broad peak in substrate crosstalk at low frequencies
was not observed in [3,115] and will be examined in Section 4.6.1.
At low to mid-frequencies, decreasing via spacing (or increasing via density) im-
proves Faraday cage isolation. However, at high frequencies, the impact of via density
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(a) IS21 1 vs. frequency for different via spacing of the type I Faraday cage.
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(b) IS211 vs. frequency for different via spacing of the type II Faraday cage.
Figure 4-4: IS 211 measurements of Faraday cages and a reference at a transmission
distance of 100 Mm. The substrate resistivity is p-type, 2-10 •-cm.
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Figure 4-5: IS21 1 vs. frequency at a transmission distance of 100 Am for different via
spacing of a type I Faraday cage. The substrate resistivity is n-type, 2-10 .-cm.
diminishes. This observation will be discussed in Section 4.6.
4.4.3 Reference Measurement Results
Looking at the reference measurements in Figs. 4-3, 4-4, and 4-5 provides insight
into substrate noise propagation. IS211 first rises with frequency, plateaus, and then
starts to rise again as frequency increases. The first rise in IS21! is due to capacitive
coupling between the pad and the substrate [116]. Then IS211 flattens out at low to
mid-frequencies. Because the silicon substrate is semi-conducting, it shares charac-
teristics of a conductor and insulator. At these frequencies, the substrate acts as a
resistor, and so IS211 is unaffected by frequency. At higher frequencies, the substrate
capacitance dominates, which causes IS21 1 to rise again [78,116]. This transition fre-
quency corresponds to the dielectric relaxation time constant of the substrate, and is
defined as:
EOEr
ad - = EQOErP (4.1)
a"
where cr is the dielectric constant of silicon, 11.9, a is the conductivity, and p is the
resistivity of the substrate. The corresponding frequency is then:
1 1
fd - (4.2)27-d 2EOEcrP
The dielectric relaxation transition frequency for wafers of resistivity 1 .-cm is 152
GHz, and for 10 Q-cm, 15 GHz. Higher-resistivity substrates provide better sub-
strate crosstalk isolation at frequencies when the substrate is resistive, but at high-
frequencies when the substrate becomes capacitive, the effect of resistivity converges
[90, 116]. At these high frequencies, the reduction in substrate noise by the Faraday
cage can prove most effective.
4.4.4 Transmission Distance
The effect of transmission distance, d, on substrate crosstalk for the reference test
structure is plotted in Fig. 4-6. Because of the high resistivity of the substrate, the
substrate does not act as a single node, so increasing the separation distance reduces
substrate crosstalk. The Faraday cage test structure also shows this dependence in
Fig. 4-7. To observe the effect of just a metal line on substrate crosstalk, an additional
test structure with a grounded, 20-Ipm wide aluminum strip between transmitter and
receiver pictured in Fig. 4-2d was also fabricated. Its measurements are plotted in
Fig. 4-8 along with the open reference. The metal line suppresses substrate noise by
a few dB compared to the open reference structure at close distances, 50-100 Im.
However, at greater distances, its effect diminishes and becomes negligible by 400 am.
4.4.5 Faraday Cage Type
The two types of Faraday cages behave differently at increasing transmission dis-
tances. Fig. 4-9 plots both cage types at transmission distances of 100 and 400 Mm.
At 100 pm, the type II cage performs better, which is logical since a double cage
would suppress more noise than a single cage. However, at a farther distance of 400
Mm, the type II cage is actually worse than type I. Looking at the layout drawing
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Figure 4-6: $S21I vs. frequency of the reference test structure at varying transmission
distances between 50 and 400 /im. Substrate resistivity is 2-10 Q.cm.
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Figure 4-7: IS21I vs. frequency of the type I Faraday cage at varying transmission
distances between 50 and 400 rm. The vias of the Faraday cage are 10 urm in diameter
and separated by 10-Mm. Substrate resistivity is 2-10 -.cm.
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Figure 4-8: S21 vs. frequency of the reference test structure (Fig. 4-2b, thick lines)
and test structure with a metal line (Fig. 4-2d, light-colored lines) at varying trans-
mission distances between 50 and 400 Am. Substrate resistivity is 2-10 1·2cm.
of the type I cage test structure at 400 Am in Fig. 4-10a, the Faraday cage is in
the center of the structure with vias surrounding the entire substrate between the
pads. The distance to the center line is farther than to vias to either side, so as the
signal propagates through the substrate, it is attenuated by not only the substrate
but also the grounded sideline vias. In contrast, the type II cage shown in Fig. 4-10b
has Faraday cages closely surrounding both pads but no sideline vias in between the
pads. Therefore, once the signal passes through the first Faraday cage, the signal is
only attenuated by the substrate. Table 4.1 lists average values of substrate noise
suppression for both Faraday cage types at via spacing of 10 and 30 pm for distances
of 100 and 400 ,m. The reference S 21 values have been subtracted from these values.
4.5 Lumped-Element, Equivalent Circuit Model
The substrate noise isolation measurements showed excellent substrate crosstalk sup-
pression into the mm-wave regime. To better understand the performance of the
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Figure 4-9: IS211 vs. frequency of the both Faraday cage types at transmission dis-
tances of 100 and 400 ym. Via spacing is 30 /m and substrate resistivity is 2-10
-.cm.
Table 4.1: Average substrate noise suppression
the reference subtracted, for via spacing, v, of 10
d, of 100 tpm and 400 ,/m.
for type I and II Faraday cages with
and 30 pim and transmission distance,
v= 10[tm v = 30[ym
d= 100 m typeI typeII typeI typeII
1 GHz 15 dB 22 dB 11 dB 13 dB
10 GHz 31 dB 32 dB 20 dB 27 dB
50 GHz 21 dB 26 dB 21 dB 24 dB
d = 400 1 m type I type II type I type II
1 GHz 39 dB 31 dB 29 dB 18 dB
10 GHz 34 dB 26 dB 27 dB 17 dB
50 GHz 15 dB 13 dB 14 dB 13 dB
(a) Layout drawing of a type I Faraday cage.
(b) Layout drawing of a type II Faraday cage.
Figure 4-10: Layout drawings of type I and II Faraday cage test structures at a
transmission distance of 400 pm. The backside DRIE trench has the same outer
dimensions as the frontside aluminum ground pads.
Faraday cage, we developed a lumped-element circuit model and simulated the cir-
cuit to match measurements. From the simulations, we gained insight into the noise
suppression mechanisms of the Faraday cage.
4.5.1 Reference Equivalent Circuit Model
The equivalent circuit model of the Faraday cage isolation structure was constructed
by first examining the reference test structure. As explained in Section 4.4.3, at
frequencies below that corresponding to its dielectric relaxation time constant, the
silicon substrate behaves as a simple resistor. But at higher frequencies, the sub-
strate begins to act as a lossy dielectric. This demands a parallel resistor-capacitor
combination [88,98, 99,117]. A suitable model for the reference structure is therefore
one that is similar to the SOI model in [98] and the high-resistivity substrate model
in [99]. The resulting circuit model is depicted in Fig. 4-11a. R1 and C1 represent the
substrate between the transmitter and receiver, and the central node is the substrate
halfway between transmitter and receiver. The split in the substrate is needed for
the Faraday cage model, which will be discussed in the next section. R2 and C2 are
lumped to represent the substrate underneath the signal pads to the ground pads. Cg
is the capacitance from the substrate to ground pads. Cpad is the pad-to-substrate
capacitance. The copper backplane for the reference structure is floating since there
is no connection to the backplane without substrate vias present.
4.5.2 Faraday Cage Equivalent Circuit Model
We next developed a lumped-element, equivalent circuit model to approximate the
Faraday cage test structure and is depicted in Fig. 4-11b. The Faraday cage model
extends from the reference model by adding the ground shunt provided by the vias.
From the central node, the RLC shunt to ground represents the vias of the Faraday
cage. Due to the excellent integrity of the silicon nitride liner, the Faraday cage
sidewall capacitance, Cf, needed to be introduced in this shunt. Cf connects the
silicon substrate to the metal via, which is represented by the via model of a resistor,
Rf, and inductor, Lf, in series. Cg is eliminated in the Faraday cage model because
the copper backplane is connected to ground through the vias so that Cg is essentially
infinite.
4.5.3 Comparison to Previous Circuit Models
These models differ from those developed for the S.M. process [7]. (The Faraday
cage circuit model for the S.M. process is depicted in Fig. 4-12 [7].) Unlike the S.M.
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(a) Equivalent circuit for the reference test structure. The capacitance, Cg,
represents the capacitance from the substrate to the ground pads. The
center node is the substrate halfway between transmitter and receiver.
TtI
Lf
(b) Equivalent circuit for the Faraday cage test structure. The center RLC
shunt to ground represents the vias of the Faraday cage.
Figure 4-11: Lumped-element, equivalent circuit models of the reference and Faraday
cage test structures.
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Figure 4-12: Equivalent circuit model of the Faraday cage test structure fabricated
with the S.M. process [7].
process in which the entire wafer backside was connected by copper and grounded
through the chuck (Fig. 4-13), the new process has copper only in isolated, backside
DRIE trenches, so the copper backplane of each test structure is locally grounded
through only the frontside ground pads and not through the chuck (Fig. 4-14). This
adds the capacitance Cg to the reference since without the backplane grounded, the
capacitance is reduced to just the area around the ground pads. However, the Faraday
cage model remains the same as the previous model [7] in this respect because the
backplane is grounded through the substrate vias. The LPCVD silicon nitride liner
is more conformal and of better quality than the PECVD nitride used in the S.M.
process. This introduces the via sidewall capacitance, Cf into the Faraday cage
model. Also, the spreading resistance, R., in previous work [7] is eliminated in the
new models.
4.6 Circuit Simulations
After developing the lumped-element models, we simulated the equivalent circuit us-
ing Agilent Technologies Advanced Design System (ADS) software. The simulation
f P
(a) Layout drawing of the S.M.
Faraday cage test structure at d =
100 zm.
(b) Cross-sectional drawing of the S.M. Faraday cage test structure
taken at line A-A'. Besides the ground pads, the backside copper
backplane was also grounded through the chuck.
Figure 4-13: Drawings of the Faraday cage test structure used in my S.M. thesis
work [8].
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(a) Layout drawing of a type I Fara-
day cage test structure at d = 100
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(b) Cross-sectional drawing of a type I Faraday cage test structure
taken at line A-A'.
Figure 4-14: Drawings of the type I Faraday cage test structure.
results accurately match the measurements in Fig. 4-4a for different via spacings.
Both simulation and measurement data are shown in Fig. 4-15 with the correspond-
ing component values listed in Table 4.2. The lumped-element values follow a logical
succession as the via density increases (decrease in via spacing from 70 to 10 Lpm).
C1 decreases and R 1 increases as the via spacing decreases because less substrate is
present between the transmitter and receiver. C2 decreases and R2 increases also be-
cause less substrate is available to ground. Cpad remains constant because the pad size
is identical for all test structures. For the Faraday cage circuit branch, Rf decreases
with more vias in parallel (smaller via spacing). Cf increases because of greater via
sidewall surface area by adding more vias in parallel. However, Lf shows a minimum
between the 30 and 40-pm via spacing. As via density increases, more vias are put in
parallel so that the self-inductance decreases, but placing vias in close proximity to
one another increases the mutual inductance. We see the competing effect of decreas-
ing self-inductance and increasing mutual inductance. For very dense cages (10-pm
spacing), the Faraday cage inductance increases substantially due to rising mutual
inductance. As seen in the via-array measurements in Fig. 3-11, The overall induc-
tance actually increases with greater number of vias in parallel. Therefore, using a
denser cage is better only up to a point, and the crossover point is possibly between
via spacings of 10 and 40 pm.
The effect of the Faraday cage is to shunt the central node to ground through the
substrate vias. Lower via resistance of the Faraday cage, Rf, is advantageous as seen
in Fig. 4-16. Lf and Cf are more complicated. Cf dominates at low frequencies, while
Lf dominates at high frequencies. The minimum in IS21 1 seen at mid-frequency is the
resonance between Lf and Cf when both short out and the behavior is determined
by Rf. To verify this, we varied values of Cf and Lf separately. Fig. 4-17 shows
simulations where Cf was varied from 1 to 11 pF with all other elements held constant
to values in Table 4.2 for v = 30 ym. As Cf increases with a denser cage, the vias
gain a better grasp on the substrate so that more substrate current can be shunted to
ground, and IS211 drops. At the limit as Cf goes to infinity (when Cf is eliminated),
the peak at low frequencies disappears and the substrate noise is minimized (Fig. 4-
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Figure 4-15: IS 2 1j
element models in
the reference. The
vs. frequency of measurements and simulations of the lumped-
Fig. 4-11 for type I Faraday cages with different via spacing and
transmission distance was 100 ym.
Table 4.2: Lumped-element values obtained from simulations of the Faraday cage and
reference shown in Fig. 4-15.
Reference v = 10 pm 30 ym 40 Mm 70 tm
C1 2.5fF 1fF 1fF 3fF 3fF
R1 3.5 kg 1.2 kg 750 Q 700 Q 650 Q
C2 20 fF 50 fF 50 fF 50 fF 60 fF
R2 500 Q 900 Q 500 Q 450 Q 400 Q2
Rf - 2 3 Q 5 Q 8 Q
Lf - 165 pH 75 pH 70 pH 90 pH
Cf - 10 pF 5 pF 4.5pF 3.5pF
Cpad 0.3 pF 0.3 pF 0.3 pF 0.3 pF 0.3 pF
C, 1.5 pF - - - -
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Figure 4-16: S21 vs. frequency of Faraday cage simulations varying Rf (0.1-10 Q2)
while other values were held constant. |S21| drops with smaller values of Rf. The
transmission distance was 100 p m and via spacing 30 im.
17). In this instance, the low-frequency behavior is dominated by Rf. In Fig. 4-18, L1
was varied from 50 to 150 pH, and at high frequencies when Lf dominates, decreasing
Lf reduces S211.
4.6.1 Via Sidewall Capacitance
The peak in |S211 of the Faraday cages at low frequencies was not present in measure-
ments of the S.M. process. Simulations of the S.M. Faraday cage model (Fig. 4-12)
are plotted in Fig. 4-19 and match measurements. The equivalent circuit model for
the S.M. process lacks the sidewall capacitance, Cf, in the center shunt because of
a defective nitride liner. Comparing the circuit simulations of the S.M. process with
the current process confirms that the peak in crosstalk at low frequencies is due to
Cf.
For vias to be effective in suppressing crosstalk, the frequency has to be high
enough for Cf to short out. With more vias, this occurs at lower frequencies (Fig. 4-
)0
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Figure 4-17: 1S2 1I vs. frequency of Faraday cage simulations varying Cf (1-11 pF)
while other values were held constant. 1S211 drops with higher values of C, at low
to mid-frequencies. IS211 is minimized at the limit when Cf goes to infinity (Cf is
eliminated). The transmission distance was 100 pm and via spacing 30 jm.
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Figure 4-18: 1S211 vs. frequency of Faraday cage simulations varying Lf (50-150 pH)
while other values were held constant. IS2 11 drops with lower values of L1 at high
frequencies. The transmission distance was 100 jm and via spacing 30 pm.
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Figure 4-19: IS21 1 vs. frequency of measurements and simulations of the lumped-
element model in Fig. 4-12 for Faraday cages fabricated using the S.M. process. The
vias of the Faraday cage were 10-um in diameter and separated by 10-Ctm. The
transmission distance was 100 pm. Substrate resistivity was 10-20 •.cm.
15). The pink line in Fig. 4-17 shows the simulation result for a Faraday cage without
Cf but with all other elements held at their original values in Table 4.2. This shows
that IS21 at low frequency is minimized by eliminating Cf. Cf can be completely
eliminated by using a metal liner instead of an insulator. Simulations of the Faraday
cage circuit model without C, are plotted in Fig. 4-20 with varying values of Rf
and in Fig. 4-21 with varying values of Lf. Without Cf, Rf determines the low-
frequency behavior, Lf dominates the high-frequency behavior, and the LC resonance
disappears. Therefore, the smaller the Rf and Lf branch is, the more effective the
ground shunting of the substrate between the transmitter and receiver, resulting in a
reduction in crosstalk.
4.6.2 Transmission Distance
Circuit simulations of type I Faraday cages with varying transmission distance is
shown with measurement data in Fig. 4-22. The via spacing is 30 pm. The cor-
Farads
Simulation
10-20 0-cm m,,m Measured
Reference
-4U
-50
-60
i -70
% -80
3 _-90
-100
-110
-1 93
0.1 1 10 100
Frequency (GHz)
Figure 4-20: IS211 vs. frequency of simulations of the Faraday cage model without Cf.
Rf was varied from 0.1-10 Q while other values were held constant. The transmis-
sion distance was 100 pim and via spacing 30 pm. Rf dominates the low-frequency
behavior, and smaller values of Rf reduces JS2 1 1.
responding component values are listed in Table 4.3. Increasing the transmission
distance increases the amount of silicon between the two pads. This translates to
increase in substrate resistance and decrease in capacitance. To match simulation to
measurement, we increased R1 and R2 accordingly; however, decreasing C1 and C2
had little effect on IS21 1, so these remained unchanged to simplify the simulations.
Also, as d increases, the type I Faraday cage extends so that more vias are included
in the cage on all sides. The increase in number of vias changes the RLC shunt so
that Rf decreases, and Lf and Cf increase.
4.7 Faraday Cage Design Guidelines
Findings from the Faraday cage measurements and simulations can be summarized
into design guidelines for use in mixed-signal circuits to reduce substrate noise. First,
even without the Faraday cage, increasing the transmission distance reduces substrate
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Figure 4-21: IS2 1I vs. frequency of simulations of the Faraday cage model without
Cf. Lf was varied from 50-150 pH while other values were held constant. The
transmission distance was 100 pm and via spacing 30 pm. Lf dominates the high-
frequency behavior, and smaller values of Lf reduces IS2 1 .
-40
-50
-60
-70
-80
-90
-100
-110
-120
1 10 100
Frequency (GHz)
Figure 4-22: IS211 vs. frequency of measurements and simulations of the lumped-
element models in Fig. 4-11 for type I Faraday cages with increasing transmission
distance, d. Via spacing is 30 ptm.
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Table 4.3: Lumped-element values obtained from simulations of the Faraday cage and
reference shown in Fig. 4-22.
d=50 pm 100 tm 200 /m 400 /m
C1 1fF 1fF 1fF 1fF
R1 400 Q 750 Q 1.8 kQ 3.8 kQ
C2 50 fF 50 fF 50 fF 50 fF
R2 400 Q 500 Q 1.2 kg 3.2 k7
Rf 3.5 Q 3 Q 1 Q 0.2 Q
Lf 55 pH 75 pH 140 pH 290 pH
Cf 4 pF 5 pF 12 pF 21 pF
Cpad 0.3 pF 0.3 pF 0.3 pF 0.3 pF
crosstalk. However, placing large distances between circuit blocks wastes chip area,
so it is impractical. At short distances, the type II Faraday cage, which has a cage
surrounding the transmitter and a cage surrounding the receiver, performs better than
the type I design. Even though at farther distances the type I cage outperforms the
type II, as stated earlier, large distances between circuit blocks is not an efficient use
of space, so it is unlikely that distances as great as 400 um will be used. Therefore,
the type II design is recommended over type I.
Reducing the resistance of the Faraday cage, Rf, will reduce substrate noise. Elim-
inating the via sidewall capacitance by using a metal liner instead of a dielectric will
reduce the low-frequency substrate noise and eliminate the LC resonance. Reducing
the Faraday cage inductance, Lf, will reduce substrate noise at high frequencies. The
via density of the Faraday cage determines Lf, which has two competing mechanisms,
self-inductance and mutual inductance. The minimum inductance lies between via
spacings of 10 and 40 tm.
4.8 Summary
Through-substrate vias arranged in a Faraday cage have proved to be an effective
strategy to suppress substrate crosstalk, especially at high frequencies. On average,
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the type I Faraday cage has reduced substrate noise by 31 dB at 10 GHz, and 21
dB at 50 GHz, compared to a reference structure. Using a type II cage surrounding
both transmitter and receiver improves isolation even more, 32 dB at 10 GHz, and
26 dB at 50 GHz. The low-frequency performance of the Faraday cage is hindered by
the via sidewall capacitance that shorts out at higher frequencies. Eliminating this
capacitance by using a metal barrier liner instead of silicon nitride will alleviate this
problem.
In order to better understand the performance of the Faraday cages, we developed
lumped-element, equivalent circuit models of the test structures and simulated them
in Agilent ADS. From these simulations, we have determined that the substrate vias
of the Faraday cage act as an RLC shunt to ground that draws substrate current. To
achieve optimum isolation, a low via resistance and elimination of sidewall capacitance
is needed. The inductance is correlated to the number of vias and via spacing of the
cage and needs to be optimized depending on the frequency of operation. At low
frequencies a denser cage performs better. However, at high frequencies, isolation
improves up to a point between via spacings of 10 and 40 pm.
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Chapter 5
Conclusions and Suggestions for
Future Work
5.1 Conclusions
We have developed a low-impedance, through-substrate interconnect for backside
routing of power, ground, and signals. A through-substrate via technology can be
used as a low-inductance ground for RFICs, an interconnect for 3-D integration,
or even a MEMS backside contact. Using the via sidewall capacitance, integrated
capacitors are also possible.
We have fully characterized the inductance, resistance, and sidewall capacitance
of the through-substrate via using S parameters. Simple equivalent circuit models ac-
curately describe this via technology up to 50 GHz. To our knowledge, the substrate
vias have the lowest reported inductance for aspect ratios greater than 4. The via
sidewall capacitance approaches the theoretical calculation, and measured via resis-
tance has been minimized by using a two-port test structure and better metallization
with the new process. Accurate via impedance measurements will allow designers of
devices, circuits, and MEMS to use substrate vias in their designs.
The application of through-substrate vias as a method for substrate noise isolation
has been demonstrated and evaluated using IS211 measurements up to 50 GHz and
simulations of lumped-element, equivalent circuit models. Using substrate vias as
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a Faraday cage to surround noisy and sensitive circuits has shown a reduction in
substrate crosstalk of 32 dB at 10 GHz and 26 dB at 50 GHz at a distance of 100 P/m,
compared to a reference structure. These significant results warranted investigation
into the isolation mechanism of the Faraday cage, which led to the development of
an equivalent circuit model and circuit simulations. These simulations have shown
that the circuit model accurately represents the noise isolation characteristics of the
Faraday cage, specifically that the substrate vias of the cage shunt substrate noise
to ground. Finally, guidelines for Faraday cage design for optimum substrate noise
isolation were outlined.
5.2 Suggestions for Future Work
5.2.1 Fabrication Improvements
The fabrication of through-substrate vias required the most effort in this Ph.D. thesis,
especially in development and characterization of process steps. Due to the complexity
of the process and equipment limitations in MTL, several steps could be improved
upon.
Further study on copper electroplating would be required to reduce and eliminate
the voids in the copper deposits. A power supply with higher maximum current
would increase the blanket plating deposition rate. The problems discovered when
wet etching oxide with an exposed high-dose implant could be remedied by using a
plasma etch for oxide, which is currently unavailable in MTL for copper-contaminated,
150-mm wafers.
As mentioned in Section 2.4, in order to keep this process a back-end process,
the high-temperature steps need to eliminated: the thermal oxide sidewall smoothing
and LPCVD silicon nitride steps. Adjusting the DRIE parameters to reduce DRIE
grass or using a chemical etchant to smooth the sidewalls was suggested. To replace
LPCVD nitride, an alternate liner of PECVD TEOS as the insulator with a metal
barrier liner such as TiN or TaN can be used instead.
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5.2.2 Test Structures
Using a two-port test structure to measure via inductance and resistance showed
improved measurements as a result of lower parasitics. A two-port capacitance test
structure with low parasitic capacitance is needed. The two-port test structure used
for current leakage (Fig. 3-3) was originally intended to measure via sidewall capac-
itance. However, the S2 1 measurements were confusing due to the lack of a good
ground. The capacitance was also measured using the two-port impedance test struc-
ture in Fig. 3-1 on p+ substrates. However, the sidewall capacitance of a single via
was swamped by the pad capacitance.
5.2.3 Liner Integrity
The integrity of the silicon nitride liner was an issue not thoroughly resolved. A study
as to where in the via structure the silicon nitride failed in some vias would reveal if
it is a processing issue during CMP and the nitride etch, or if the silicon nitride itself
is defective.
5.2.4 Faraday Cages
From Section 4.6.1, the Faraday cage performance at low frequencies is hindered by
the via sidewall capacitance introduced by the insulating liner. For the purpose of
substrate noise isolation, through-substrate vias with only a metal barrier liner would
eliminate this capacitance and improve low-frequency suppression of crosstalk.
5.2.5 Integration on a Chip
The ultimate test of through-substrate vias as a 3-D interconnect and as a shunt for
substrate noise would be to fabricate them into devices and circuits and measure their
impact on circuit performance.
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Appendix A
Through-Substrate Via Fabrication
Process
The complete through-substrate via process flow is described in Table A.1. The pro-
cess is divided into four sections: p+ implant, backside patterning, frontside process-
ing, and metallization. Recipes for the DRIE tools and copper CMP are also included.
Starting material:
* Prime 150-mm, p-type Boron, <100> silicon wafers, double-side polished, 1-10
Q-cm, 650-700 pm thick
* Prime 150-mm, n-type Phosphorus, <100> silicon wafers, double-side polished,
2-10 •-cm, 592-607 ym thick
* Prime 150-mm, p-type Boron, <100> silicon wafers, double-side polished, 0.01-
0.03 Q-cm, 481 Mum thick
* SOI 150-mm, p-type Boron, <100> silicon wafers, 10-20 Q-cm, 100-ym device
layer, 1-pm BOX, 450-am handle wafer
* Quartz 150-mm wafers (for handle wafer mount - step 23)
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Table A.1: Through-Substrate Via Process
Process Step Machine name Laboratory
P+ implant
RCA clean
Thermal oxide growth: 1 pm, wet, 1050 0 C
Photolithography: IMPLANT mask
HMDS recipe 5
Standard resist OCG825:
dispense 500 rpm, 12 s
spread 750 rpm, 12 s
spin 2000 rpm, 30 s
Prebake: 95 0 C, 30 min
Exposure: continuous 2.3 s
Develop: OCG934 1:1, 1 min
Postbake: 120'C, 30 min
rca-ICL ICL 1
5D-ThickOx ICL
TRL2
HMDS-TRL
coater
prebakeoven
EV1
photo-wet-1
postbake
4 Oxide etch AME5000 ICL
recipe: BASELINE OX NEW, 297 s
5 Resist strip, 1 min asher-ICL ICL
6 p+ implant: Boron 2x 1016 cm - 2, 150 keV outsource CORE3
7 Post-implant piranha clean acidhood2 TRL
Backside
8 Photolithography: DRIE mask TRL
HMDS recipe 3 HMDS-TRL
AZ9260 resist: coater
static dispense (golf ball size)
spread 500 rpm, 9 s
spin 3000 rpm, 60 s
edge bead removal 4000 rpm, 10 s
Prebake: 95 0 C, 1 hr prebakeoven
Cool down, wait 15 min
Exposure: back-to-front alignment, hard contact EVI
Interval: 15 s exp, 15 s wait, 4 intervals
Outgassing, wait 20 min
Develop: AZ440 MIF, 2 min photo-wet-1
9 Frontside resist coat, OCG825 coater TRL
dispense 500 rpm, 9 s
spread 750 rpm, 9 s
spin 3000, rpm 30 s
IICL: Integrated Circuits Laboratory
2TRL: Technology Research Laboratory
3CORE: Core Systems, Inc., 1050 Kifer Road, Sunnyvale, CA 94086
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I
Process Step
Postbake: 95°C, 30 min Machine name 
Laboratory
prebakeoven
10 Oxide etch: BOE ultrasonic, 14 min acidhood2 TRL
11 Alignment marks TRL
Etch recipe: ALIGNMRK, 30 s sts2
Paint alignment marks with AZ4620 resist
Bake resist: 95°C, 25 min prebakeoven
Cover alignment marks with capton tape
12 Backside DRIE sts2 TRL
recipe: OLE3 3-5 hr, until 100 pm left
13 Polymer etch: ALIGNMRK, 20 s sts2 TRL
14 Resist strip, barrel asher, 1 hr asher-TRL TRL
15 Resist strip, piranha, 20 min acidhood2 TRL
16 Oxide strip: BOE ultrasonic acidhood2 TRL
17 BOX etch (for SOI wafers only) centura ICL
recipe: c2f6, 180 s (backside)
Frontside
18 Piranha clean premetal-green ICL
19 CVD oxide 5000 A DCVD ICL
recipe: OXIDE 5KA CHA
20 Photolithography: VIA mask TRL
HMDS recipe 3 HMDS-TRL
AZ4620 resist, using o-ring chuck: coater
static dispense 12s
spread 3500 rpm, 60 s
spin 5000 rpm, 10 s
edge bead removal (acetone)
Preblake: 95°C, 1 hr prebakeoven
Exposure: front-to-back alignment, hard contact EV1
continuous 9 s
Develop: AZ440 MIF, 1:40 min photo-wet-1
Postbake: 95oC, 30 min prebakeoven
21 Oxide etch: BOE ultrasonic, 5 min acidhood2 TRL
22 Alignment mark etch: ALIGNMRK, 30 s sts2 TRL
23 Handle wafer mount: AZ4620 resist TRL
2000 rpm, target mount on quartz wafer coater
Paint alignment marks with AZ4620 resist
Bake horizontal: 95°C, 20 min prebakeoven
Cover alignment marks with capton tape
24 Frontside DRIE sts2 TRL
recipe: OLE3 2-4 hr, until through
25 Polymer etch: ALIGNMRK, 20 s sts2 TRL
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Machine name Laboratory
Process Step
Acetone dismount, -1 day
Resist strip, barrel asher, 1 hr
Resist strip, piranha, 20 min
Machine name
Solvent-noAu
asher-TRL
acidhood2
Laboratory
TRL
TRL
TRL
Liner
29 RCA clean rca-TRL TRL
30 Thermal oxide growth A2-WetOxBond TRL
0.5 pm, wet, 1050'C, 70 min
31 Oxide strip, BOE ultrasonic, 10 min acidhood2 TRL
32 Piranha clean premetal-green ICL
33 CVD oxide DCVD ICL
recipe: OXIDE 2KA CHA
34 Piranha clean (optional if going directly to vtr) premetal-green ICL
35 Silicon nitride LPCVD, 7750C, 7000 A vtr ICL
Metallization
36 Ti-Cu seed deposition (frontside) ebeamAu TRL
Ti 250 A, Cu 2000 A
37 Cu electroplating, blanket plating plating-bench ICL
Pulse-reverse, 810 mA, front facing anode
38 Cu electroplating in jig plating-bench ICL
Pulse-reverse, 670 mA, back facing anode
39 Cu sputter deposition, 2 pm (backside) perkin-elmer TRL
40 Cu CMP frontside, 30-50 min Cu-CMP ICL
41 Cu CMP backside, 10-30 min Cu-CMP ICL
42 Water polish, PVA sponge Cu-CMP ICL
43 Post-CMP clean: 9000 ppm citric acid
Mix 45 g citric acid powder with 1 L water acidhood-EML EML4
Dilute with additional 4 L water, soak 10 min acidhood TRL
44 Photolithography: NITRIDE mask TRL
OCG825 resist: coater
dispense 500 rpm, 12s
spread 750 rpm, 12 s
spin 3000 rpm, 30 s
Prebake: 95 0 C, 30 min prebakeoven
Exposure: continuous 2.3 s EVI
Develop: OCG934 1:1, 1:10 min photo-wet-l
Postbake: 120'C, 30 min postbake
45 Nitride etch, oxide etchstop stsl TRL
recipe: NITRIDE, 15-22 min
46 Oxide etch (frontside), HF gas, 2:30 min acidhood TRL
4 EML: Exploratory Materials Laboratory
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Process Step Machine name
photo-wet-Au
ebeamAu
B1-Au
Laboratory
TRL
TRL
TRL
TRL
47 Resist strip, NMP in ultrasonic bath
48 Al deposition, 0.4 pm
49 Contact anneal, forming gas, 450'C, 30 min
50 Photolithography: CONTACT mask
HMDS recipe 3
AZ4620 resist:
static dispense 25s
spread 2000 rpm, 60 s
spin 3500 rpm, 10 s
edge bead removal (acetone)
Prebake: 95°C, 1 hr
Exposure: hard contact
Interval: 5 s exp, 4 s wait, 4 intervals
Develop: ample AZ440 MIF, 1:55 min
Postbake: 95'C, 30 min
51 Al etch, OCG934 developer, 20-30 min
52 Resist strip, NMP soak
53 Al deposition, 1 tm
54 Photolithography: METAL mask
HMDS recipe 3
AZ4620 resist:
static dispense 25s
spread 2000 rpm, 60 s
spin 3500 rpm, 10 s
edge bead removal (acetone)
Prebake: 95 0 C, 1 hr
Exposure: hard contact
Interval: 5 s exp, 4 s wait, 4 intervals
Develop: ample AZ440 MIF, 1:55 min
Postbake: 95°C, 30 min
55 Al etch, HF 50:1, 5 min
56 Resist strip, NMP soak
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I
HMDS-TRL
coater
prebakeoven
EV1
photo-wet-1
prebakeoven
photowet-r TRL
photowet-r TRL
ebeamAu TRL
TRL
HMDS-TRL
coater
prebakeoven
EVI
photo-wet-1
prebakeoven
acidhood TRL
photo-wet-Au TRL
Table A.2: OLE3 recipe for the DRIE tool sts2
Passivation Cycle Etch Cycle
SF 6 flow rate 0 140 sccm
SF 6 active time 0 14 s
C4F8 flow rate 95 sccm 0
C4F8 active time 12.5 s 0
Etch overlap - 0.5 s
Platen power 0 140 W
Coil power 600 W 600 W
Pressure (APC angle) 31 mTorr 31 mTorr
Table A.3: NITRIDE recipe for the stsl
Parameter Value
SF 6 flow rate 160 sccm
C4F 8 flow rate 120 sccm
Platen power 30 W
Coil power 800 W
Pressure (APC angle) 30 mTorr
Table A.4: Polish parameters for the copper CMP (recipe: jowu#1)
Parameter Value
Down force 10 psi
Zone 1 1 psi
Zone 2 1 psi
Spindle speed 20 rpm
Table speed 32 rpm
Slurry 100 mL/min
Copper CMP slurry iCue 5306E was obtained from Cabot Microelectronics Corp.
and mixed with 2.5% hydrogen peroxide
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Appendix B
Copper Electroplating
Specifications
This appendix details the copper electroplating specifications, including pulse-reverse
current supply waveform and calculations.
For blanket plating, we chose a duty cycle, D, of 0.83 and an average current
density, J,,,, of 4.6 mA/cm2 . For jig plating, we used an average current density
of 12.5 mA/cm2 . The positive (forward) pulse was 5 ms, and the negative (reverse)
pulse was 1 ms. Refer to Table B.1 for the complete plating variables for both blanket
and jig plating. Fig. B-i shows the current density waveform. Equations to calculate
the plating variables are listed below. The duty cycle and average current density are
defined as:
D t+ (B.1)t+ + t-
Jav = Ja - Jav (B.2)
J = M X Ja (B.3)
Ja- = (M - 1) X Jv (B.4)
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Table B.1: Copper electroplating variables
Parameter Variable Blanket Plating Jig Plating
Surface area A 177 cm 2  44 cm 2
Duty cycle D 0.83 0.83
Positive pulse t+  5 ms 5 ms
Negative pulse t- 1 ms 1 ms
Average current density Jay 4.6 mA/cm2  12.5 mA/cm 2
Multiplication factor M 1.2 1.2
Average forward current density J+ 5.1 mA/cm 2  15.0 mA/cm 2
Average reverse current density Jv -0.5 mA/cm 2  -2.5 mA/cm 2
Average forward current Ia+ 900 mA 660 mA
Average reverse current -90 mA -110 mA
Forward peak current density J+ 6.1 mA/cm 2  18 mA/cm 2
Reverse peak current density J- -3 mA/cm 2 -15 mA/cm 2
where t+ is the positive pulse, t- is the negative pulse, M is the multiplication factor,
Ja+ is the average forward (positive) current density, and Ja- is the average reverse
(negative) current density. The average forward current, Ia+v, and the average reverse
current, a,,v are the values displayed on the Dynatronix current supply. The peak
current densities for forward and reverse can be calculated as follows:
pk 
-DJi = D
Jav
pk 1-D
(B.5)
(B.6)
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Jpk÷ = 6.1 mA/cm2
I I I I
1 2 3 4
K
Jav= 4.6 mA/cm 2
7 8 9 10 1
Jk = -3.0 mA/cm2
Time (ms)
(a) Blanket plating waveform. The average current density is 4.6 mA/cm2 .
The peak forward current density is 6.1 mA/cm2 , and the peak reverse
current density is -3 mA/cm2
Jpk = 18 mA/cm
1 2 3 4
J, = 12.5 mA/cm2
7 8 9 10
J,= -15 mA/cm2
Time (ms)
(b) Jig plating waveform. The average current density is 12.5 mA/cm2 . The
peak forward current density is 18 mA/cm2 , and the peak reverse current
density is -15 mA/cm2 .
Figure B-1: Current density waveforms used for copper electroplating.
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Appendix C
Electroplating Jig Specifications
This appendix describes the physical specifications for and the use of the Teflon jig
for copper electroplating. The jig was custom-made by the MIT machine shop. The
jig is constructed from two 7-inch square pieces of Teflon machined to the dimensions
shown in Fig. C-1. Each Teflon piece fits a Teflon O-ring on the interior side. The
dummy wafer and fabricated wafer fit in between the top and bottom Teflon pieces,
which are secured together with twelve Teflon screws. There is a cutout at the top
of the jig so that the cathode electrode can connect to copper seed of the fabricated
wafer.
Fig. C-2 describes loading of the fabricated wafer into the Teflon jig and assembling
the jig, and Fig. C-3 describes the preparation for jig plating in the electroplating
bath.
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1"
Scale h----
Side View
oJo
0 0
Interior View
(a) Side view and interior view of the
bottom section of the jig.
Side View
Interior View
(b) Side view and interior view of the
top section of the jig.
Figure C-1: Mechanical drawings of the Teflon jig. The Teflon O-ring (in gray) has
an interior diameter of 51 inches and is an !-inch thick.4 8
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(1) Teflon jig with interior side showing. (2) Place dummy wafer on jig bottom
piece, polished side facing up. The
wafer flat is at the top.
(3) Place fabricated wafer facedown on top
of dummy wafer. The wafer flat is placed at
any point but the top.
(5) Screw in by hand opposing sides until all
screws are in.
(7) Wafer is ready for jig plating.
(4) Place jig top piece on top of fabricated
wafer so that the O-ring touches the
wafer.
(6) Tighten screws using wrench.
Figure C-2: Loading of the fabricated wafer into the Teflon jig.
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Fabricated wafer protruding from
jig with frontside seed exposed for
clip electrode connection.
screw
ow
(1) Place Teflon jig into
electroplating bath with wafer
facing anode.
(3) Arrange dummy wafer pieces with
copper seed onto the metal bar. One
piece hangs on each side and the clip
electrode is in between to connect to
the wafer in jig.
(2) Arrangement of the anode and
jig in electroplating bath.
(4) Place dummy pieces into bath.
anode
electrode
(5) Arrange dummy pieces on either
side of jig and connect clip electrode
to the wafer.
cathode
electrode
(6) Clip electrodes to anode and
cathode metal bars.
Figure C-3: Arranging the Teflon jig and dummy wafers in the copper electroplating
bath for jig plating.
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Appendix D
SUPREM Simulations
This appendix contains the SUPREM simulation file for the p+ boron implant.
$Joyce Wu October 2004
$x0experiment2d.inp
$Diffusion after implant for contacts
$Adding oxide capping layer before oxidation-diffusion
$LINE Y LOC=6 SPA=0.02
$Automatic grid
INITIALIZE BORON=9E14
$Grow masking oxide lum
DIFFUSION TEMP=1050
$Etch oxide mask layer
ETCH OXIDE
TIME=200 WETO2
ALL
$TED model
METHOD PD.FULL
$Implant boron
IMPLANT BORON DOSE=2E16 ENERGY=150 PEARSON
$Oxide cap
DEPOSITION
DIFFUSION
layer DCVD
OXIDE
TEMP=400
THICKNESS=0.3
TIME=5 INERT
$Oxidation and nitride liner dep
DIFFUSION TEMP=1050 TIME=20 DRYO2
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TEMP=1050 TIME=70
TEMP=1050 TIME=20
Z=DOPING
LAYERS X.V=O
OXIDE ALL
$Deposit DCVD oxide
DEPOSITION OXIDE
DIFFUSION TEMP=400
THICKNESS=0.2
TIME=5 INERT
DEPOSITION NITRIDE THICKNESS=0.7
DIFFUSION TEMP=775 TIME=233
$Contact anneal
DIFFUSION TEMP=450
$Save
SAVEFILE
TIME=30
OUT.FILE=xOexperiment2d
$Plot result
SELECT
PLOT. 1D
SYMBOL=2
LABEL
LABEL
LABEL
LABEL
Z=LOG1O(BORON) TITLE="Active Boron" LABEL=LOG(Concentration)
X.VALUE=O BOTTOM=13 TOP=21 RIGHT=10O LEFT=-1 LINE.TYP=1 COLOR=4
X=4.2 Y=15.1
X=-0.2 Y=13.8
X=0.3 Y=14
X=1.5 Y=13.1
LABEL=Boron
LABEL=Nitride
LABEL=Oxide
LABEL=Silicon
$Print interface
SELECT Z=BORON
PRINT.1D SILICON/OXIDE
$PRINT.1D SILICON/NITRIDE
$Print layer information
SELECT Z=DOPING
PRINT.1D LAYERS X.V=O
$Sheet resistance
ELECTRIC X=O.O
Stop
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DIFFUSION
DIFFUSION
SELECT
PRINT. 1D
ETCH
WETO2
DRYO2
INERT
INERT
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